Television – Bandwidth reduction system – Format type
Patent
1994-05-19
1996-03-26
Groody, James J.
Television
Bandwidth reduction system
Format type
348409, 348419, H04N 712
Patent
active
055024939
ABSTRACT:
The present invention is embodied in a decoder for a video signal encoded according to the standard proposed by the Moving Pictures Expert Group (MPEG) of the International Standards Organization (ISO). This decoder employs four sets of processors, each set containing three processors that operate concurrently to decode the MPEG-2 video signal. A variable length decoder processes the input stream to decode the variable length encoded data. The operations performed by this decoding processor change depending on the type of data being decoded. These changes are implemented using a master Digital Signal Processor (DSP) which is programmed according to the MPEG-2 syntax. The data decoded by the VLD processor is either video data or control data. The control data is divided into two types, control data needed to reproduce the image and control data that describes the bit-stream. The control data needed to decode the image is passed to a control DSP while the control data which describes the bit-stream is passed to the master DSP. To ensure that the entire system can operate with sufficient speed to decode an image in real time, this group of three processors is duplicated four times in the system. Each set of processors operates in parallel and handles digital data representing a distinct portion of the final high definition television image.
REFERENCES:
patent: 4985766 (1991-01-01), Morrison
patent: 5220325 (1993-06-01), Ackland
patent: 5233348 (1993-08-01), Pollmann et al.
patent: 5249047 (1993-09-01), Aoki
patent: 5367629 (1994-11-01), Chu et al.
H. Sun, "Hierarchical Decoder for MPEG Compressed Video Data", IEEE Transactions on Consumer Electronics, vol. 39, No. 3, pp. 559-564 (Aug. 1993).
A. Mayer, "The Architecture of a Processor Array for Video Decompression", IEEE Transactions on Consumer Electronics, vol. 39, No. 3, pp. 565-569 (Aug. 1993).
A. Netravali et al., "A High Quality Digital HDTV CODEC", IEEE Transactions on Consumer Electronics, vol. 37, No. 3, pp. 320-330 (Aug. 1991).
T. Liu et al., "Hardware Implementation and Cost of Decoders for Digital HDTV", IEEE Transactions on Consumer Electronics, vol. 37, No. 3, pp. 331-336 (Aug. 1991).
Groody James J.
Matsushita Electric Corporation of America
Murrell Jeffrey S.
LandOfFree
Variable length data decoder for use with MPEG encoded video dat does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Variable length data decoder for use with MPEG encoded video dat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable length data decoder for use with MPEG encoded video dat will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-919548