Variable length coder and data packing circuit

Details Variable length coder and data packing circuit Variable length coder and data packing circuit

1992-09-17

1994-06-14

Williams, Howard L.

Coded data generation or conversion

Digital code to digital code converters

To or from variable length codes

341 60, H03M 740

Patent

active

053213980

ABSTRACT:
A variable length coder includes a buffer memory for temporarily storing data, to be coded, a coding table for producing a variable length code and a code length thereof in response to the data supplied from the buffer memory, a shifter for shifting the variable length code according to a shift control signal, registers for storing shifted data supplied from the shifter through a gate, and a multiplexer for selectively feeding high-order or low-order bits of the data stored in the registers to the gate, and a register for accumulating code lengths from the coding table. The buffer memory, the coding table, the shifter, and the multiplexer are controlled by output data from the register.

REFERENCES:
patent: 4568916 (1986-02-01), Bahgat
patent: 4914675 (1990-04-01), Fedele
patent: 4963867 (1990-10-01), Bertrand
patent: 5140322 (1992-08-01), Sakagami
patent: 5162795 (1993-11-01), Shirota

Affiliated with

Also associated with

Rating

Variable length coder and data packing circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Variable length coder and data packing circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable length coder and data packing circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1252283