Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Amplitude control
Reexamination Certificate
2002-06-06
2004-11-23
Nguyen, Long (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Amplitude control
C327S334000
Reexamination Certificate
active
06822502
ABSTRACT:
BACKGROUND OF THE INVENTION
(a) Field of the Invention
The present invention relates to a variable impedance circuit and, more particularly, to a variable impedance circuit having a plurality of impedance elements switched for connection between external terminals.
(b) Description of the Related Art
In an I/O circuit used for input/output of data in an LSI, the input impedance of the I/O circuit should be matched with the impedance of the transmission line transferring the data to/from the I/O circuit. Although the impedance matching scheme generally uses MOS transistors or resistors, there is a problem in that the resistances of the MOS transistors or resistors deviate from the design resistances due to characteristic variances associated therewith. Thus, a variable resistance circuit having an adjustment means for the impedance is used as the I/O circuit.
JP-A-2000-49583, for example, describes a variable resistance circuit, such as shown in
FIG. 1
, used for the impedance adjustment. The variable resistance circuit includes an impedance block
20
including a plurality of MOS transistors having different gate widths, a comparator
21
and a control unit
22
.
The impedance block
20
has a basic structure wherein a plurality of MOS transistors are connected in parallel, and the gates of the MOS transistors are connected to outputs of AND gates, each of which has inputs connected to a signal line
15
and a corresponding control line
14
. The signal line
15
is common to the AND gates, and the control lines
14
are connected to the control unit
22
.
Each of the MOS transistors receiving the outputs of AND gates, which are connected to the control lines
14
assuming a high level, assumes ON- or OFF-state depending on the level of the signal line
15
, thereby providing a signal current. On the other hand, the MOS transistors receiving the outputs of AND gates, which are connected to the control lines
14
assuming a low level, assumes an OFF-state.
The MOS transistor has a resistance in inverse proportion to the gate width (W) of the MOS transistor in a linear resistance region thereof, wherein the ON-current of the MOS transistor changes in proportion to the applied voltage. The ON-resistance r
ON
of the MOS transistor is expressed by 1/g
m
, wherein the transconductance g
m
is in proportion to W/L, given L being the gate length of the MOS transistor. This fact allows the overall resistance of the MOS transistors to be changed by changing the total gate width of the MOS transistors which are ON.
In the configuration shown in
FIG. 1
, the MOS transistors have gate widths of
1
W,
2
W,
4
W and
8
W in accordance with powers of 2, the powers corresponding to the sequential order of the MOS transistors, i.e., “0” to “3” in this example. Thus, the overall resistance Z is expressed by the following formula:
Z=Z
0
/(
S
0
×1
+S
1
×2
+S
2
×4
+S
3
×8),
wherein Z
0
represents a unit resistance corresponding to the unit gate width “W”, and S
i
(i=0, 1, 2, 3) represents “1” for the MOS transistor which is ON and “0” for the MOS transistor which is OFF. Thus, it is possible to select one of the specified overall resistances by controlling the levels of the control lines
14
at “1” or “0”. More specifically, Z can assume a resistance between Z
0
and Z
0
/15.
In the conventional variable resistance circuit as described above, the overall resistance Z follows a hyperbola such as shown in
FIG. 2
, wherein the resistance Z obtained in the circuit is plotted against the code in decimal notation (code value), which defines the respective levels of the control lines
14
. This fact may degrade the accuracy of the resistance obtained therein as will be detailed hereinafter.
For example, comparing the case where the resistance assumes the maximum (i.e., S
0
=1, and S
1
=S
2
=S
3
=0) and the case where the resistance assumes a value next to the maximum (i.e., S
1
=1 and S
0
=S
2
=S
3
, the step difference between the maximum and next to the maximum is as follows:
Z
0
−Z
0
/2
=Z
0
/2 (1).
On the other hand, comparing the case where the resistance assumes a minimum (i.e., S
0
=S
1
=S
2
=S
3
=1) and the case wherein the resistance assumes a value next to the minimum (i.e., S
0
=0, and S
1
=S
2
=S
3
=1), the step difference between the minimum and next to the minimum is as follows:
Z
0
/14
−Z
0
/15
=Z
0
/210 (2).
It will be understood that the former step difference is extremely larger than the latter step difference.
Since the step difference is extremely larger in the region of a larger overall resistance in the conventional technique, as described above, the overall resistance actually obtained by controlling the levels of the control lines may fall outside the objective resistance range in the region of the larger overall resistance. In such a case, degradation of the signal wave may occur in the I/O circuit due to the mismatching of the impedance.
SUMMARY OF THE INVENTION
In view of the above problem in the conventional technique, it is an object of the present invention to provide a variable impedance circuit which is capable of achieving an overall impedance more likely to fall within an objective impedance range, with less variances in the resultant overall resistance.
The present invention provides, in a first aspect thereof, a variable impedance circuit including: a pair of external terminals; an impedance block including first through n-th impedance elements; and a control section for switching each of the impedance elements for connection between the pair of external terminals, thereby selecting one of overall impedances of the first through n-th impedance elements and allowing the selected one of the overall impedances to appear across the pair of external terminals, the overall impedances having therebetween a substantially constant step difference.
The present invention also provides, in a second aspect thereof, a variable impedance circuit including: a pair of external terminals; an impedance block including first through n-th impedance elements; and a control section for switching each of the impedance elements for connection between the pair of external terminals, thereby selecting one of overall impedances of the first through n-th impedance elements and allowing the selected one of the overall impedances to appear across the pair of external terminals, the overall impedances having a step difference profile which follows a linear function of “i”, given “i” being a sequential number of each of the first through n-th transistors.
In accordance with the variable impedance circuits of the present invention, the specified step difference or the specified step difference profile allows the variable impedance circuit to have an accurate design impedance even in the case of characteristic variances of the impedance elements.
The above and other objects, features and advantages of the present invention will be more apparent from the following description, referring to the accompanying drawings.
REFERENCES:
patent: 5194765 (1993-03-01), Dunlop et al.
patent: 5254883 (1993-10-01), Horowitz et al.
patent: 5506541 (1996-04-01), Herndon
patent: 6445245 (2002-09-01), Schultz et al.
patent: 2000-049583 (2000-02-01), None
Katten Muchin Zavis & Rosenman
NEC Electronics Corporation
Nguyen Long
LandOfFree
Variable impedance circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Variable impedance circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable impedance circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3344631