Boots – shoes – and leggings
Patent
1983-12-12
1989-04-04
Zache, Raulfe B.
Boots, shoes, and leggings
G06F 104
Patent
active
048191647
ABSTRACT:
A microprocessor based system (10) includes a central processing unit (CPU) (12) that controls the operation of a display (20) through a controller (22). System storage is provided with a read only memory (16) and random access memory (14). A reference clock signal is generated by a clock generator (26) which is input to a clock control circuit (24). The control circuit (24) generates a CLK signal that is connected to the clock input of the CPU (12). The control circuit (24) is operable to reduce the rate of the clock input to the CPU (12) when accessing the controller (22) which has a slower speed of operation than the random access memory (14). The control circuit (24) includes a programmable counter (38) for generating a gating signal after counting a predetermined number of cycles of the reference clock signal and initiating a count cycle only after generation of the gating signal. Generation of the gating signal by the counter (38) causes a latch circuit (68) to become transparent during selected transitions of the CLK signal. The control circuit (24) also provides for overriding the programmable counter (38) via an event counter circuit (56) which is effective to generate the gating signal independently of the programmable counter (38) after counting a predetermined number of count cycles of the programmable counter (38). The control circuit (24) is thereby effective to reduce the rate of the CLK signal as input to the CPU (12) and to retain the reduced rate of the CLK signal for a time period sufficient for the CPU (12) to access peripheral devices of low operating speed. Thus, the CPU (12) is able to control peripheral devices that have different maximum rates of operation.
REFERENCES:
patent: 3941989 (1976-03-01), McLaughlin
patent: 3950735 (1976-04-01), Patel
patent: 4037090 (1977-07-01), Raymond
patent: 4050096 (1977-09-01), Bennett et al.
patent: 4172281 (1979-10-01), Gordon
patent: 4191998 (1980-03-01), Carmody
patent: 4217637 (1980-08-01), Faulkner et al.
patent: 4223380 (1980-09-01), Antonaccio et al.
patent: 4241418 (1980-12-01), Stanley
patent: 4254475 (1981-03-01), Cooney et al.
patent: 4314334 (1982-02-01), Daughton
patent: 4366540 (1982-12-01), Berglund et al.
patent: 4394736 (1985-07-01), Bernstein et al.
patent: 4398246 (1983-08-01), Frediani et al.
patent: 4413350 (1983-11-01), Bond et al.
patent: 4435757 (1984-03-01), Pross, Jr.
patent: 4446517 (1984-05-01), Katsura et al.
patent: 4447870 (1984-05-01), Tague et al.
patent: 4458308 (1984-07-01), Holtey et al.
patent: 4484263 (1984-11-01), Olson et al.
patent: 4507783 (1985-03-01), Austin et al.
patent: 4509120 (1985-02-01), Daudelin
patent: 4571674 (1986-02-01), Hartung
patent: 4575794 (1986-03-01), Veneski
patent: 4575848 (1986-03-01), Moore
patent: 4608706 (1986-08-01), Chang et al.
Hiller William E.
Merrett N. Rhys
Munteanu Florin
Sharp Melvin
Texas Instruments Incorporated
LandOfFree
Variable frequency microprocessor clock generator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Variable frequency microprocessor clock generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable frequency microprocessor clock generator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-184807