Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Having specific delay in producing output waveform
Reexamination Certificate
2005-11-29
2005-11-29
Wells, Kenneth B. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Having specific delay in producing output waveform
C327S272000, C327S276000, C327S288000
Reexamination Certificate
active
06970029
ABSTRACT:
A variable-delay signal generator circuit includes a delay chain and an interpolator circuit. The delay chain produces multiple multi-phase signals, where each of the multi-phase signals represents a delayed version of an input event signal. Each of the multi-phase signals is separated from consecutive signals by a first phase increment. The interpolator circuit includes multiple interpolator blocks, where each block receives a multi-phase signal. The interpolator circuit interpolates between consecutive interpolator blocks, to produce an output signal that represents a modified-delay version of the input event signal. The output signal is delayed to one of multiple phase delays that exist between consecutive multi-phase signals, inclusive. To produce the output signal, a variable current source within each interpolator block is adjusted, based on a current source select signal. The current source select signal is produced by a bias circuit, which includes a split current source.
REFERENCES:
patent: 5148381 (1992-09-01), Sprague
patent: 5489864 (1996-02-01), Ashuri
patent: 5572158 (1996-11-01), Lee et al.
patent: 5608343 (1997-03-01), Ojima et al.
patent: 5641931 (1997-06-01), Ogai et al.
patent: 5754062 (1998-05-01), Satoh et al.
patent: 6073151 (2000-06-01), Baker et al.
patent: 6121808 (2000-09-01), Gaudet
patent: RE37452 (2001-11-01), Donnelly et al.
patent: 6348826 (2002-02-01), Mooney et al.
patent: 6424585 (2002-07-01), Ooishi
patent: 6445229 (2002-09-01), Schenck et al.
patent: 6583655 (2003-06-01), Takahashi et al.
patent: 6614319 (2003-09-01), Saeki et al.
patent: 6621317 (2003-09-01), Saeki
patent: 6642760 (2003-11-01), Alon et al.
patent: 6642800 (2003-11-01), Drapkin et al.
patent: 6703902 (2004-03-01), Jeon et al.
patent: 6748549 (2004-06-01), Chao et al.
patent: 6759881 (2004-07-01), Kizer et al.
patent: 6774686 (2004-08-01), Kennedy et al.
patent: 6794912 (2004-09-01), Hirata et al.
patent: 6822488 (2004-11-01), Riley
Donnelly, K. S., et al., “A 660MB/s Interface Megacell Portable Circuit in -.3 μm-0.7 μm CMOS ASIC”,IEEE Journal of Solid-State Circuits, vol. 32, (Dec. 1996), 1995-2003.
Haycock, Matthew , et al., “A 2.5Gb/s Bidirectional Signaling Technology”,Hot Interconnects Symposium V, (Aug. 1997),pp. 1-8.
Lee, Thomas H., et al., “A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabyte/s DRAM”,IEEE Journal of Solid-State Circuits, vol. 29, (Dec. 1994), 1491-1496.
Sidiropoulos, Stefanos , et al., “A Semidigital Dual Delay-Locked Loop”,IEEE Journal of Solid-State Circuits, vol. 32, (Nov. 1997), 1683-1692.
Patel Bheem
Whang Tsung-Chuan
Zeng Ming
Intel Corporation
Nguyen Hai L.
Schwegman Lundberg Woessner & Kluth P.A.
Wells Kenneth B.
LandOfFree
Variable-delay signal generators and methods of operation... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Variable-delay signal generators and methods of operation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable-delay signal generators and methods of operation... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3517807