Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Having specific delay in producing output waveform
Reexamination Certificate
2007-09-25
2007-09-25
Nguyen, Linh My (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Having specific delay in producing output waveform
C327S158000
Reexamination Certificate
active
11107587
ABSTRACT:
Disclosed herein are improved, simplified designs for a hierarchical delay line (HDL). The HDL is useful in providing precise phase control between an input clock signal and an output clock signal, and has particular utility as the variable delay in a delay-locked loop (DLL). In one embodiment, a coarse unit delay provides a delayed representation of an input clock. The original and delayed versions of the input clock are presented to a phase mixer block, which is controllable to weight its output to a phase between one of the two input clock signals. The output of the phase mixer block is then provided to a controllable variable delay line capable of adding further coarse delay into the processed signal. To assist in boundary switching, multiplexers are provided in the path between the original and delayed versions of the input clock and the phase mixer block, which provides the ability to boundary shift without having to reset the phase mixer.
REFERENCES:
patent: 4985639 (1991-01-01), Renfrow et al.
patent: 5355097 (1994-10-01), Scott et al.
patent: 5463337 (1995-10-01), Leonowich
patent: 5663665 (1997-09-01), Wang et al.
patent: 5751665 (1998-05-01), Tanoi
patent: 5789927 (1998-08-01), Belcher
patent: 5872488 (1999-02-01), Lai
patent: 6100736 (2000-08-01), Wu et al.
patent: 6194916 (2001-02-01), Nishimura et al.
patent: 6194947 (2001-02-01), Lee et al.
patent: 6295328 (2001-09-01), Kim et al.
patent: 6313688 (2001-11-01), Lee et al.
patent: 6326826 (2001-12-01), Lee et al.
patent: 6366148 (2002-04-01), Kim
patent: 6393083 (2002-05-01), Beukema
patent: 6441659 (2002-08-01), Demone
patent: 6512408 (2003-01-01), Lee et al.
patent: 6573771 (2003-06-01), Lee et al.
patent: 6618283 (2003-09-01), Lin
patent: 6642760 (2003-11-01), Alon et al.
patent: 6661863 (2003-12-01), Toosky
patent: 6762633 (2004-07-01), Lee
patent: 6768361 (2004-07-01), Kwak
patent: 6812753 (2004-11-01), Lin
patent: 6943602 (2005-09-01), Lee
patent: 7142026 (2006-11-01), Kwak
patent: 2003/0219088 (2003-11-01), Kwak
patent: 2004/0217789 (2004-11-01), Kwak
patent: 2005/0170805 (2005-08-01), Hammes et al.
U.S. Appl. No. 10/722,959, filed Nov. 26, 2003, Lee.
Jong-Tae Kwak,A Low Cost High Performance Register-Controlled Digital DLL for 1 Gbps x32 DDR SDRAM, The 8th Korean Conference on Semiconductors, Feb. 2001.
Ramin Farjad-Rad,A Low-Power Multiplying DLL for Low-Jitter Multigigahertz Clock Generation in Highly Integrated Digital Chips, IEEE Journal of Solid-State Circuits, vol. 37,. No. 12, Dec. 2002, p. 1804-1812.
Micro)n Technology, Inc.
Nguyen Linh My
Wong Cabello Lutsch Rutherford & Brucculeri LLP
LandOfFree
Variable delay line with multiple hierarchy does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Variable delay line with multiple hierarchy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable delay line with multiple hierarchy will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3743404