Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1991-02-22
1992-03-31
Callahan, Timothy P.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307262, 328 55, 328 63, 328 72, 328155, H03K 513, H03K 500
Patent
active
051011174
ABSTRACT:
A system for synchronizing the operation of a CPU and coprocessor operating from a common clock signal includes a first voltage controlled delay line connected to receive the clock signal and delay it by a fixed time interval before supplying it to one of the CPU or coprocessor. A second voltage controlled delay line is connected to receive the clock signal and delay it by an adjustable time interval before supplying it to the other of the CPU or coprocessor. The time interval of the second delay line is determined by the potential of a control signal generated from a phase locked loop circuit coupled to the output terminals of the CPU and coprocessor.
REFERENCES:
patent: 2883536 (1959-04-01), Salisbury et al.
patent: 3206686 (1965-09-01), Goor
patent: 3763317 (1973-10-01), Coleman, Jr. et al.
patent: 3883810 (1975-05-01), Tacussel
patent: 4255793 (1981-03-01), Nakamura
patent: 4309649 (1982-01-01), Naito
patent: 4380083 (1983-04-01), Andersson et al.
patent: 4461014 (1984-07-01), Fujino
patent: 4495468 (1985-01-01), Richards et al.
patent: 4506227 (1985-03-01), Heinen et al.
patent: 4637018 (1987-01-01), Flora et al.
patent: 4644184 (1987-02-01), Miyawaki et al.
patent: 4766602 (1988-08-01), Wilkinson et al.
patent: 4831338 (1989-05-01), Yamaguchi
Johnson, Mark G. et al. "A Variable Delay Line Phase Locked Loop for CPU-Coprocessor Synchronization," IEEE International Solid State Circuits Conference, V. 31, Feb. 1988, pp. 142-143.
Blum, "Automatic Adjustment of Several Decentrally Generated Clock Pulse Sequences of a Computer Distributed Over Several USCI Chips", IBM Tech. Bulletin, vol. 24, No. 2, Jul. 1981, pp. 895-897.
M. Bazes, "A Novel Precision MOS Synchronous Delay Line," IEEE Journal of Solid-State Circuits (Dec. 1985), SC-20(6):1265-1271.
M. Forsyth et al., "A 32-Bit VLSI CPU with 15-MIPS Peak Performance," IEEE Journal of Solid-State Circuits (Oct. 1987), SC-22(5):768-775.
Hudson Edwin L.
Johnson Mark G.
Callahan Timothy P.
MIPS Computer Systems
LandOfFree
Variable delay line phase-locked loop circuit synchronization sy does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Variable delay line phase-locked loop circuit synchronization sy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable delay line phase-locked loop circuit synchronization sy will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2261450