Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Having specific delay in producing output waveform
Patent
1994-06-02
1995-08-08
Wolfe, Willis R.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Having specific delay in producing output waveform
327281, H03K 513, H03K 19091
Patent
active
054402603
ABSTRACT:
The gate of a CMOS transistor formed by a series connection of p-channel and n-channel FETs 21 and 22 is connected to an input terminal 23, and the drain of the CMOS transistor is connected to an output terminal 24. The source of the FET 21 is connected to a positive power supply terminal 20 via parallel-connected switchable resistance elements 37.sub.0, 37.sub.1, 37.sub.2, . . formed by p-channel FETs and having resistance values R.sub.0, R.sub.1, R.sub.2, . . . , respectively. The source of the other FET 22 is connected to a negative power supply terminal 30 via parallel-connected switchable resistance elements 38.sub.0, 38.sub.1, 38.sub.2, . . . formed by n-channel FETs and having resistance values R.sub.0, R.sub.1, R.sub.2, . . . , respectively. Delay setting signals S.sub.0, S.sub.1, . . . are decoded by a decoder 39 and one of more of its output terminals Y.sub.0, Y.sub.1 , . . . go to the high level. The output terminals Y.sub.0, Y.sub.1, Y.sub.2, . . . are connected directly to the gates of the FETs forming the resistance elements 38.sub.0, 38.sub.1, 38.sub.2, . . . , respectively, and are connected to the gates of the FETs of the resistance elements 37.sub.0, 37.sub.1, 37.sub.2, . . . via inverters. The time constant of the charge and discharge for a load capacitance at the output terminal 24 differs with combinations of two resistance elements which are simultaneously turned ON, changing a delay of the input signal accordingly.
REFERENCES:
patent: 5012142 (1991-04-01), Sonntag
patent: 5051630 (1991-09-01), Kogan et al.
patent: 5055706 (1991-10-01), Nakai et al.
patent: 5121014 (1992-06-01), Huang
patent: 5164621 (1992-11-01), Miyamoto
Hayashi Yokichi
Ochiai Katsumi
Tsukahara Hiroshi
Watanabe Naoyoshi
Yamada Mashuhiro
Advantest Corporation
Wolfe Willis R.
LandOfFree
Variable delay circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Variable delay circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable delay circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-974201