Coded data generation or conversion – Digital code to digital code converters – To or from nrz codes
Reexamination Certificate
2005-08-23
2005-08-23
Mai, Lam T. (Department: 2819)
Coded data generation or conversion
Digital code to digital code converters
To or from nrz codes
C341S068000, C341S050000
Reexamination Certificate
active
06933866
ABSTRACT:
A clock signal and data is recovered from a variable rate signal including biphase mark encoded digital audio data. Such recovery involves regularly determining a minimum or maximum pulse width in the biphase mark encoded digital audio data using a high frequency clock. This pulse width is used to define a window in which a transition in the biphase mark encoded digital audio data may be detected. If a transition occurs in the defined window, a data one is output; if a transition does not occur in the defined window, a data zero is output. The recovered clock has a period of twice the minimum pulse width. A minimum or maximum pulse width can be tracked with an accumulator with decay. In particular, if the data rate of the input signal becomes faster, the shortest pulse will become shorter and a minimum value stored by the accumulator will become shorter. If the data rate of the input signal becomes slower, the longest pulse will become longer and any maximum value stored by the accumulator will become longer. However, if a minimum is stored and the input signal becomes slower, or if a maximum is stored and the input signal becomes faster, the stored minimum or maximum values would not otherwise change. By incorporating decay, the stored value changes over time towards a larger value (if a minimum is stored) or a smaller value (if a maximum is stored) to a limit. By regularly updating the determined minimum or maximum pulse width, the rate of the input signal may vary over time and still permit recovery of the clock and data signals. By using a window in which a transition is detected, jitter in the input signal is tolerated and gradual changes in input rate may be tracked.
REFERENCES:
patent: 4287596 (1981-09-01), Chari
patent: 4468791 (1984-08-01), Masek
patent: 4547754 (1985-10-01), Murakami et al.
patent: 4683571 (1987-07-01), Yamagishi
patent: 4853943 (1989-08-01), Laws
patent: 5134632 (1992-07-01), Fletcher et al.
patent: 5280394 (1994-01-01), Murabayashi et al.
patent: 5329556 (1994-07-01), Meitner et al.
patent: 5404362 (1995-04-01), Meitner
patent: 5446765 (1995-08-01), Leger
patent: 5465268 (1995-11-01), Rainbolt
patent: 5598423 (1997-01-01), Meitner
patent: 5706001 (1998-01-01), Sohn
patent: 5822326 (1998-10-01), Rainbolt
patent: 5857044 (1999-01-01), Ogawa et al.
patent: 5889820 (1999-03-01), Adams
patent: 6061410 (2000-05-01), Linz
patent: 6226758 (2001-05-01), Gaalaas et al.
patent: 6249555 (2001-06-01), Rainbolt
patent: 6487263 (2002-11-01), Bianchessi et al.
patent: 6573759 (2003-06-01), Shuholm
patent: 6759974 (2004-07-01), Herr
patent: 6768433 (2004-07-01), Toth et al.
patent: 6822588 (2004-11-01), Marshall et al.
Avid Technology Inc.
Gordon Peter J.
LandOfFree
Variable data rate receiver does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Variable data rate receiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable data rate receiver will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3449344