Variable clock divider with selectable duty cycle

Details Variable clock divider with selectable duty cycle Variable clock divider with selectable duty cycle

1998-06-22

2000-05-09

Wambach, Margaret R.

Electrical pulse counters, pulse dividers, or shift registers: c

Systems

Pulse multiplication or division

327115, 327299, H03K 104

Patent

active

060614188

ABSTRACT:
A variable clock divider circuit is provided. The variable clock divider circuit receives an input clock signal and generates an output clock signal having an output clock frequency that is less than the input clock frequency of the input clock signal. In one embodiment, a controller generates a rising-edge control signal and a falling-edge control signal. An output generator drives rising edges on the output clock signal in response to active edges on the rising-edge control signal. Conversely, the output generator drives falling edges on the output clock signal in response to active edges on the falling-edge control signal. The frequency of the rising-edge control signal and the frequency of the falling-edge control signal are variable. Common settings for the frequency of the rising-edge control signal and the falling-edge control signal include the frequency of the input clock signal divided by an integer.

REFERENCES:
patent: 3976949 (1976-08-01), Hepworth et al.
patent: 4330751 (1982-05-01), Swain
patent: 4621341 (1986-11-01), New
patent: 4686386 (1987-08-01), Tadao
patent: 4894557 (1990-01-01), Beltramini
patent: 5065052 (1991-11-01), Sakagami et al.
patent: 5075640 (1991-12-01), Miyazawa
patent: 5086387 (1992-02-01), Arroyo et al.
patent: 5359232 (1994-10-01), Eitrheim et al.
patent: 5528181 (1996-06-01), Suggs
patent: 5589782 (1996-12-01), Sharpe-Geisler
patent: 5590163 (1996-12-01), Dufour
patent: 5754489 (1998-05-01), Kim
patent: 5844844 (1998-12-01), Bauer et al.
M. Afghahi and J. Yuan, "Double Edge-Triggered D-Flip-Flops for High Speed CMOS Circuits"; IEEE Journal of Solid State Circuits, vol. 26, No. 8, pp. 1168-1170, Aug. 1991.
Stephen H. Unger, "Double-Edge-Triggered Flip-Flops"; IEEE Transactions on Computers, vol. C-30, No. 6, pp. 447-451, Jun. 1981.
Shih-Lien Lu and Milos Ercegovac, "A Novel CMOS Implementation of Double-Edge-Triggered Flip-Flops", IEEE Journal of Solid-State Circuits, vol. 25, No. 4, pp. 1008-1010, Aug. 1990.
Microelectronics Group, Lucent Technologies, Inc., Preliminary Data Sheet, May 1998, ORCA OR3Cxx (5 V), and OR3Txxx (3.3 V) Series Field-Programmable Gate Arrays, pp. 3, 69-80 available from Microelectronics Group, Lucent Technologies, Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18103.
"Actel ES Family Digital Phase Lock Loop Usage", by Joe Landry, Sep. 17, 1996, pp. 1-5, available from Actel Corp., 955 East Arques Avenue, Sunnyvale, California 94086.
Shih-Lien Lu, "A Safe Single-Phase Clocking Scheme for CMOS Circuits", IEEE Journal of Solid-State Circuits, vol. 23, No. 1, pp. 280-283, Feb. 1988.
Neil Weste and Kamran Eshraghian, "Principles of CMOS VLSI Design, A Systems Persepective", Second Edition, Addison Wesley Publishing Company, Copyright 1993, pp. 328-329.

Affiliated with

Also associated with

Rating

Variable clock divider with selectable duty cycle does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Variable clock divider with selectable duty cycle, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable clock divider with selectable duty cycle will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1072439