Variable address mode cache

Details Variable address mode cache Variable address mode cache

1986-05-01

1989-01-10

Eng, David Y.

Boots, shoes, and leggings

G06F 1208

Patent

active

047978147

ABSTRACT:
A data processing system which contains a multi-level storage hierarchy, in which the two highest hierarchy levels (e.g. L1 and L2) are private (not shared) to a single CPU, in order to be in close proximity to each other and to the CPU. Each cache has a data line length convenient to the respective cache. A common directory and an L1 control array (L1CA) are provided for the CPU to access both the L1 and L2 caches. The common directory contains and is addressed by the CPU requesting logical addresses, each of which is either a real/absolute address or a virtual address, according to whichever address mode the CPU is in. Each entry in the directory contains a logical address representation derived from a logical address that previously missed in the directory. A CPU request "hits" in the directory if its requested address is in any private cache (e.g. in L1 or L2). A line presence field (LPF) is included in each directory entry to aid in determining a hit in the L1 cache. The L1CA contains L1 cache information to supplement the corresponding common directory entry; the L1CA is used during a L1 LRU castout, but is not the critical path of an L1 or L2 hit. A translation lookaside buffer (TLB) is not used to determine cache hits. The TLB output is used only during the infrequent times that a CPU request misses in the cache directory, and the translated address (i.e. absolute address) is then used to access the data in a synonym location in the same cache, or in main storage, or in the L1 or L2 cache in another CPU in a multiprocessor system using synonym/cross-interrogate directories.

REFERENCES:
patent: 4070706 (1978-01-01), Scheuneman
patent: 4290103 (1981-09-01), Hattori
patent: 4322795 (1982-03-01), Lange et al.
patent: 4464712 (1984-08-01), Fletcher
patent: 4484267 (1984-11-01), Fletcher
patent: 4495575 (1985-01-01), Eguchi
patent: 4654790 (1987-03-01), Woffinden
"Cross Interrogate Directory for a Real, Virtual or Combined Real/Virtual Cache", J. G. Brenza, IBM T.D.B., vol. 26, No. 11, Apr. '84, p. 6069.

Affiliated with

Also associated with

Rating

Variable address mode cache does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Variable address mode cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable address mode cache will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2111890