Fishing – trapping – and vermin destroying
Patent
1989-04-25
1990-10-30
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
148DIG17, 148DIG26, 156613, 437 70, 437 90, 437939, 437946, 437974, H01L 2120
Patent
active
049668617
ABSTRACT:
A method for simultaneously forming an epitaxial silicon layer on a surface of a silicon substrate, and a polysilicon layer on a silicon dioxide (SiO.sub.2) layer which is formed on the silicon substrate using a low pressure silicon vapor deposition method, employing silicon hydride gas, particularly disilane (Si.sub.2 O.sub.6), as a silicon source gas. A crystal growing temperature ranging from 780.degree. C. to 950.degree. C. and a reaction gas pressure ranging from 20 Torr to 300 Torr are desirable. An extended silicon epitaxial region is achieved under a higher temperature and a higher gas pressure, and with a substrate of a (100) orientation. A polysilicon layer having an even surface and joining smoothly to an epitaxial silicon layer which is simultaneously formed, is obtained under a lower temperature and a lower gas pressure, and with a substrate of a (111) orientation.
REFERENCES:
patent: 3600651 (1971-08-01), Duncan
patent: 4190949 (1980-03-01), Ikeda et al.
patent: 4462847 (1984-07-01), Thompson et al.
patent: 4497683 (1985-02-01), Celler et al.
patent: 4499657 (1985-02-01), Ooga et al.
patent: 4504332 (1985-03-01), Shinada
patent: 4522662 (1985-06-01), Bradbury et al.
patent: 4545823 (1985-10-01), Drowley
patent: 4578142 (1986-03-01), Corboy, Jr. et al.
patent: 4579609 (1986-04-01), Reif et al.
patent: 4592792 (1986-06-01), Corboy, Jr. et al.
patent: 4637127 (1987-01-01), Kurogi et al.
patent: 4649630 (1987-03-01), Boland et al.
patent: 4692994 (1987-09-01), Moniwa et al.
patent: 4698316 (1987-10-01), Corboy, Jr. et al.
Sakurai et al., "A New Transistor Structure for High Speed Bipolar LSI", Jn. J. Appl. Phys., vol. 19 supp. 19-1, 1980 pp. 181-185.
Dumin, "Selective Epitaxy Using Silane and Germane" J. Crystal. Growth, vol. 8, 1971, pp. 33-36.
Ghandhi, VLSI Fabrication Processes, John Wiley & Sons, New York, NY, 1983, pp. 517-520.
Fisher et al., "Reduced Pressure Epitaxy in an Induction-Heated Vertical Reactor", Solid State Technology, Jan. 1986, vol. 29, No. 1, pp. 107-112, Port Washington, NY.
Mieno et al., "Low Pressure Silicon Epitaxy Using Si.sub.2 H.sub.6 ", Conference on Solid State Devices and Materials, Aug. 1986, pp. 49-52, Tokyo, Japan.
Donahue et al., "Silicon Epitaxy at 650.degree.-800.degree. C. Using Low-Pressure Chemical Vapor Deposition Both With and Without Plasma Enchancement", Journal of Applied Physics, Apr. 1985, vol. 57, No. 8, Part 1, pp. 2757-2765, American Institute of Physics, Woodbury, NY.
Atkinson et al., "Submicron Silicon Epitaxial Films Deposited At Low Temperatures", Journal of the ELectrochemical Society, Apr. 1985, vol. 132, No. 4, pp. 936-938, Manchester, NH.
Kurita Kazuyuki
Mieno Fumitake
Nakamura Shinji
Shimizu Atuo
Bunch William
Chaudhuri Olik
Fujitsu Limited
LandOfFree
Vapor deposition method for simultaneously growing an epitaxial does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Vapor deposition method for simultaneously growing an epitaxial , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vapor deposition method for simultaneously growing an epitaxial will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-275084