Validating apparatus for use with a pair of integrated circuits

Details Validating apparatus for use with a pair of integrated circuits Validating apparatus for use with a pair of integrated circuits

2007-06-03

2010-06-29

Nguyen, Nga B. (Department: 3684)

Data processing: financial, business practice, management, or co

Business processing using cryptography

Secure transaction

C705S016000, C705S017000, C705S018000, C705S041000, C705S064000, C705S065000, C380S030000, C380S046000, C380S051000, C380S259000, C380S277000, C713S155000, C713S159000, C713S167000, C713S170000, C713S176000, C713S182000, C713S189000

Reexamination Certificate

active

07747541

ABSTRACT:
An apparatus is provided for validating a device. The apparatus includes a first integrated circuit which is configured to generate a random number, reference information using the random number and a secret key. A control system is configured to: receive the random number and the reference information from the first integrated circuit, receive validation information from a second integrated circuit positioned on the device whereby the validation information is generated by the second integrated circuit using the random number and the secret key, and compare the reference and validation information received from the integrated circuits to validate the device.

REFERENCES:
patent: 3866217 (1975-02-01), Bennett, Jr.
patent: 4262284 (1981-04-01), Stieff et al.
patent: 4710613 (1987-12-01), Shigenaga
patent: 4736423 (1988-04-01), Matyas
patent: 4799061 (1989-01-01), Abraham et al.
patent: 5036461 (1991-07-01), Elliott et al.
patent: 5136642 (1992-08-01), Kawamura et al.
patent: 5153532 (1992-10-01), Albers et al.
patent: 5196840 (1993-03-01), Leith et al.
patent: 5245657 (1993-09-01), Sarkurai
patent: 5311595 (1994-05-01), Bjerrum et al.
patent: 5499294 (1996-03-01), Friedman
patent: 5506905 (1996-04-01), Markowski et al.
patent: 5515441 (1996-05-01), Faucher
patent: 5619571 (1997-04-01), Sandstrom et al.
patent: 5633932 (1997-05-01), Davis et al.
patent: 5757388 (1998-05-01), Stephenson
patent: 5757918 (1998-05-01), Hopkins
patent: 5768389 (1998-06-01), Ishii
patent: 5778069 (1998-07-01), Thomlinson et al.
patent: 5802178 (1998-09-01), Holden et al.
patent: 5872847 (1999-02-01), Boyle et al.
patent: 5923759 (1999-07-01), Lee
patent: 5943123 (1999-08-01), Oshimi et al.
patent: 5978134 (1999-11-01), Chaton et al.
patent: 5987134 (1999-11-01), Shin et al.
patent: 6003135 (1999-12-01), Bialick et al.
patent: 6028937 (2000-02-01), Tatebayashi et al.
patent: 6088802 (2000-07-01), Bialick et al.
patent: 6192473 (2001-02-01), Ryan, Jr. et al.
patent: 6374354 (2002-04-01), Walmsley et al.
patent: 7346586 (2008-03-01), Walmsley
patent: 1595797 (1981-08-01), None
patent: WO 93/04425 (1993-03-01), None

Affiliated with

Also associated with

Rating

Validating apparatus for use with a pair of integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Validating apparatus for use with a pair of integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Validating apparatus for use with a pair of integrated circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4249024