Valid memory address pin elimination

Details Valid memory address pin elimination Valid memory address pin elimination

1978-09-05

1982-05-18

Thomas, James D.

Boots, shoes, and leggings

365191, 365226, G06F 300, G06F 1300

Patent

active

043308422

ABSTRACT:
A digital data processor on a single monolithic integrated circuit chip is provided which uses one less pin. The elimination of the pin is accomplished by using, internally to the processor, a valid memory address signal to gate information from the address but to an address output line. Whenever an address is not present on the address bus all logic "1's" are generated on the address output bus.

REFERENCES:
patent: 4087855 (1978-05-01), Bennett et al.
patent: 4145760 (1979-03-01), Ward et al.
patent: 4148099 (1979-04-01), Lauffer

Affiliated with

Also associated with

Rating

Valid memory address pin elimination does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Valid memory address pin elimination, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Valid memory address pin elimination will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-489388