Boots – shoes – and leggings
Patent
1975-09-17
1978-05-02
Chapnick, Melvin B.
Boots, shoes, and leggings
G06F 300, G06F 1300
Patent
active
040878554
ABSTRACT:
A digital system includes a microprocessor coupled to a data bus and an address bus. A memory for storing data and instructions is connected to the data bus and the address bus. A peripheral device is connected to an interface adaptor. The interface adaptor is connected to the data bus and the address bus, and performs the function of interfacing between the digital system and a peripheral device, such as a printer or a display device. The microprocessor includes logic circuitry for generating a Valid Memory Address (VMA) output. The VMA output is used to generate an enable signal applied to the memory and the adaptor to enable the memory and the adaptor to be accessed by the microprocessor when the binary address on the address bus is valid and to prevent the memory and the adaptor from being accessed by the microprocessor when the binary address on the address bus is not valid with respect to the microprocessor.
REFERENCES:
patent: 3253262 (1966-05-01), Wilenitz et al.
patent: 3323109 (1967-05-01), Hecht et al.
patent: 3462742 (1969-08-01), Miiller et al.
patent: 3470542 (1969-09-01), Trantanella
patent: 3579201 (1971-05-01), Langley
patent: 3668650 (1972-06-01), Wang
patent: 3702988 (1972-11-01), Haney et al.
patent: 3710324 (1973-01-01), Cohen et al.
patent: 3820085 (1974-06-01), Zelinski
patent: 3821715 (1974-06-01), Hoff, Jr. et al.
patent: 3833930 (1974-09-01), Macker
patent: 3878514 (1975-04-01), Faber
patent: 3896418 (1975-07-01), Brown
patent: 3916388 (1975-10-01), Shimp et al.
patent: 3939452 (1976-02-01), Faggian
"Intel MCS-4 Micro Computer Set," Intel Corp., Jan. 1972, pp. 1-12.
Altman, L., "Single-Chip Microprocessors Open Up a New World of Applications" in Electronics, Apr. 18, 1974; pp. 81-100.
Bennett Thomas H.
Carlow Earl F.
Hepworth Edward C.
Mathys Wilbur L.
Mensch, Jr. William D.
Chapnick Melvin B.
Motorola Inc.
Sarli, Jr. Anthony J.
LandOfFree
Valid memory address enable system for a microprocessor system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Valid memory address enable system for a microprocessor system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Valid memory address enable system for a microprocessor system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2162171