Vacuum package fabrication of integrated circuit components

Details Vacuum package fabrication of integrated circuit components Vacuum package fabrication of integrated circuit components

2001-08-10

2003-07-01

Lee, Eddie (Department: 2815)

Active solid-state devices (e.g., transistors, solid-state diode

Housing or package

Insulating material

C257S666000, C257S667000, C257S668000, C257S704000, C257S723000, C257S787000, C257S788000, C257S789000, C228S124700, C228S217000, C228S221000, C438S106000, C438S107000, C438S109000

Reexamination Certificate

active

06586831

ABSTRACT:

TECHNICAL FIELD OF THE INVENTION
This invention relates to integrated circuit fabrication, and more particularly, to a method for vacuum packaging integrated circuit components, or similar devices, during fabrication.
BACKGROUND OF THE INVENTION
Microelectromechanical systems (MEMS) are integrated micro devices or systems combining electrical and mechanical components. MEMS devices are fabricated using standard integrated circuit batch processing techniques. MEMS devices are used in many ways including sensing, controlling, and actuating on the micro scale. MEMS devices function individually or in arrays to generate effects on a macro scale.
Many MEMS devices require a vacuum environment in order to attain maximum performance. The vacuum package also provides protection and an optimal operating environment for the MEMS device. Examples of these MEMS devices are infrared MEMS such as bolometers and certain inertial MEMS such as gyros and accelerometers. Currently MEMS devices are individually packaged in vacuum compatible packages after fabrication and dicing of the MEMS device. Often, packaging costs of MEMS devices is 10 to 100 times the fabrication costs. These high packaging costs make it difficult to develop commercially viable vacuum packaged MEMS devices.
MEMS devices are fragile especially after dicing. Care must be taken in handling these devices, and traditional integrated circuit fabrication machinery cannot adequately handle and protect MEMS devices. Therefore, special handling techniques have been developed to protect the MEMS devices until vacuum packaging has been completed. These special handling procedures add additional cost to the production of MEMS devices.
SUMMARY OF THE INVENTION
From the foregoing, a need has arisen for an improved method for vacuum packaging MEMS or similar devices during fabrication. In accordance with the present invention, an improved method for vacuum packaging MEMS or similar devices during fabrication is provided to substantially reduce disadvantages or problems associated with traditional methods of vacuum packaging MEMS or similar devices.
According to one embodiment of the present invention, there is provided a method for vacuum packaging MEMS devices during fabrication that comprises forming a plurality of MEMS devices on a device silicon wafer with each MEMS device surrounded by one of a plurality of dielectric layer rings between the perimeter of the MEMS device and any associated bonding pads. A first sealing ring is next formed on each of the plurality of dielectric layer rings. A lid wafer is formed having a plurality of second sealing rings corresponding to the plurality of first sealing rings and each of the second sealing rings surrounding a cavity in the lid wafer. Next, a sealing layer is formed on either each of the plurality of first sealing rings or each of the plurality of second sealing rings to allow eventual mating of the device wafer and the lid wafer.
The device wafer is aligned with the lid wafer such that one of the plurality of first sealing rings is aligned over one of the plurality of second sealing rings. The sealing rings of the device wafer and lid wafer are not brought into contact at this point, rather a gap is left to allow gases to escape. The device wafer and lid wafer assembly is placed in a vacuum furnace which is evacuated and heated to a temperature sufficient to allow outgassing of all surface areas. After all surface areas are outgassed, the gap between the device wafer and lid wafer is closed causing one of the plurality of first sealing rings to make contact with one of the plurality of second sealing rings thereby creating a vacuum package enclosing each MEMS device on the device wafer. Next, the assembly is cooled at a maximum rate in order to minimize subsequent outgassing of surfaces within the vacuum areas of the assembly while at the same time preventing thermal stresses on the assembly.
The present invention provides various advantages over traditional vacuum packaging methods. One technical advantage of the present invention is that vacuum packaging is incorporated into the fabrication process of MEMS devices. Another technical advantage is the elimination of individual MEMS vacuum packaging and individual die handling. Yet another advantage of the present invention is that all MEMS devices on a silicon wafer are vacuum packaged at one time during device fabrication, thereby significantly reducing the costs associated with vacuum packaging MEMS devices. This reduction in costs should result in the development of commercially viable MEMS devices. Yet another advantage of the present invention is that MEMS devices are protected at an earlier stage in fabrication. Another advantage is the ability to use traditional methods of handling integrated circuits after a MEMS device is vacuum packaged and diced. Still another advantage of the present invention is the ability to test all MEMS devices after vacuum packaging but before dicing using traditional integrated circuit testing procedures. Other advantages may be readily ascertainable by those skilled in the art.


REFERENCES:
patent: 4169273 (1979-09-01), Hendrickson
patent: 4291815 (1981-09-01), Gordon et al.
patent: 4352449 (1982-10-01), Hall et al.
patent: 4654622 (1987-03-01), Foss et al.
patent: 4701424 (1987-10-01), Mikkor
patent: 4752694 (1988-06-01), Hegel, Jr. et al.
patent: 5010251 (1991-04-01), Grinberg et al.
patent: 5021663 (1991-06-01), Hornbeck
patent: 5082162 (1992-01-01), Kamiyama et al.
patent: 5196377 (1993-03-01), Wagner et al.
patent: 5220188 (1993-06-01), Higashi et al.
patent: 5260225 (1993-11-01), Liu et al.
patent: 5286671 (1994-02-01), Kurtz et al.
patent: 5286976 (1994-02-01), Cole
patent: 5288649 (1994-02-01), Keenan
patent: 5300915 (1994-04-01), Higashi et al.
patent: 5367167 (1994-11-01), Keenan
patent: 5367194 (1994-11-01), Beatty
patent: 5431328 (1995-07-01), Chang et al.
patent: 5449910 (1995-09-01), Wood et al.
patent: 5450053 (1995-09-01), Wood
patent: 5512748 (1996-04-01), Hanson
patent: 5534111 (1996-07-01), Hocker et al.
patent: 5573859 (1996-11-01), Suppelsa
patent: 5605489 (1997-02-01), Gale et al.
patent: 5021663 (1997-07-01), Hornbeck
patent: 5659195 (1997-08-01), Kaiser et al.
patent: 5701008 (1997-12-01), Ray et al.
patent: 5726480 (1998-03-01), Pister
patent: 5773987 (1998-06-01), Montoya
patent: 5777328 (1998-07-01), Gooch
patent: 5789753 (1998-08-01), Gooch et al.
patent: 5895233 (1999-04-01), Higashi et al.
patent: 5905007 (1999-05-01), Ho et al.
patent: 5915168 (1999-06-01), Salatino et al.
patent: 5919548 (1999-07-01), Barron et al.
patent: 5921461 (1999-07-01), Kennedy et al.
patent: 5923995 (1999-07-01), Kao et al.
patent: 5929441 (1999-07-01), Beratan et al.
patent: 5970315 (1999-10-01), Carley et al.
patent: 6028312 (2000-02-01), Wadsworth et al.
patent: 6036872 (2000-03-01), Wood et al.
patent: 6046067 (2000-04-01), Werner
patent: 6054745 (2000-04-01), Nakos et al.
patent: 6062461 (2000-05-01), Sparks et al.
patent: 6064216 (2000-05-01), Farnworth et al.
patent: 6087199 (2000-07-01), Pogge et al.
patent: 6119920 (2000-09-01), Guthrie et al.
patent: 6143997 (2000-11-01), Feng et al.
patent: 6159812 (2000-12-01), Cheek et al.
patent: 6210988 (2001-04-01), Howe et al.
patent: 6232150 (2001-05-01), Lin et al.
patent: 6479320 (2002-11-01), Gooch
patent: 0 828 346 (1998-03-01), None
patent: 0 951 069 (1999-10-01), None
patent: 2 780 200 (1999-12-01), None
patent: WO 99/50905 (1999-10-01), None
English version Abstract of French Patent FR 2 780 200 from PCT No. WO 99/67818, 1 page.
Tissot, Jean-Luc, et al, Abstract:LETI/LIR's Amorphous Silicon Uncooled Microbolometer Development, Part of the SPIE Conference on Infrared Detectors and Focal Plane Arrays V, Orlando, Florida, SPIE vol. 3379, Apr. 1998, pp. 139-144.

Affiliated with

Also associated with

Rating

Vacuum package fabrication of integrated circuit components does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Vacuum package fabrication of integrated circuit components, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vacuum package fabrication of integrated circuit components will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3025050