Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Patent
1996-09-17
1999-11-16
Nguyen, Vinh P.
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
324752, G01R 3102
Patent
active
059864613
ABSTRACT:
A method for detecting defects in a CMOS integrated circuit. In one embodiment, all pins on an integrated circuit chip are initially grounded. Next, the chip is exposed to ultraviolet light which will discharge the voltage on a floating gate in the integrated circuit to zero volts. Next, the chip is powered up to a normal operating condition voltage levels. That is, normal operating voltages are applied to V.sub.CC while V.sub.SS pins remain grounded. As a result, the floating gates in the integrated circuit will stabilize at an intermediate logic value determined by the voltage divider relationship determined by the parasitic capacitances between the floating gates, V.sub.CC and V.sub.SS. Next, IDDQ testing is performed on the chip. Since the floating gates have been set to an intermediate logical value, any floating gate defects will be detected with IDDQ testing since a substantially high quiescent current will result with the floating gate node voltages set to an intermediate value. Thus, in accordance with the teachings of the present invention, devices suffering from open circuit floating gate may be identified.
REFERENCES:
patent: 4100563 (1978-07-01), Clark
patent: 4683429 (1987-07-01), Popovic
patent: 4700211 (1987-10-01), Popovic et al.
patent: 4710704 (1987-12-01), Ando
patent: 4736159 (1988-04-01), Shiragasawa et al.
patent: 4837506 (1989-06-01), Patterson
patent: 4893073 (1990-01-01), McDonald et al.
patent: 4926116 (1990-05-01), Talisa
patent: 4967152 (1990-10-01), Patterson
patent: 5150043 (1992-09-01), Flesner
patent: 5153557 (1992-10-01), Partin et al.
patent: 5247278 (1993-09-01), Pant et al.
patent: 5334540 (1994-08-01), Ishii
patent: 5392293 (1995-02-01), Hsue
patent: 5420522 (1995-05-01), Smayling
patent: 5640099 (1997-06-01), Sanada
patent: 5790565 (1998-08-01), Sakaguchi
patent: 5804980 (1998-09-01), Nikawa
"An Evaluation of IDDQ Versus Conventional Testing for CMOS Sea-of-Gate IC's", K. Sawada and S. Kayano, ASIC Design Engineering Center, Mitsubishi Electric Corporation, 1992 IEEE (unavailable month).
"IDDQ Testing Makes a Comeback", Dan Ramanchik, Test & Measurement World, Oct., 1993, p. 58.
"Built-In Current Testing--Feasibility Study", Wojciech Maly and Phil Nigh, Department of Electrical and Computer Engineering, Carnegie Mellon University, 1988 IEEE (unavailable month).
"Master Series IDDQ Product Description--R0.4-Preliminary Jan. 94", Master Series IDDQ Monitor, Copyright 1991/1992, LTX Corporation.
Built-in Current Sensor for IDDQ Test in CMOS, Ching-Wen Hsue and Chih-Jen Lin, AT&T Bell Laboratories, 1993 IEEE (unavailable month).
"Circuit Design for Built-In Current Testing", Yukija Miura and Kozo Kinoshita, Department of Applied Physics, Osaka University, 1992 IEEE (unavailable month.
"A General Purpose IDDQ Measurement Circuit", Kenneth M. Wallquist, Alan W. Righter and Charles F. Hawkins, Electrical & Computer Engineering Department, The University of New Mexico, 1993 International Test Conference (unavailable month).
"IDDQ and Reliability", Robert C. Aitken, Design Technology Center, Palo Alto, California, Apr. 26, 1994, Hewlett-Packard.
"IDDQ Background Paper on Sematech/Sandia/UNM Project", Alan Righter & Chuck Hawkins, Apr. 4, 1994, The University of New Mexico Electrical and Computer Engineering Dept.
Intel Corporation
Nguyen Vinh P.
LandOfFree
UV methods for screening open circuit defects in CMOS integrated does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with UV methods for screening open circuit defects in CMOS integrated, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and UV methods for screening open circuit defects in CMOS integrated will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1328974