Semiconductor device manufacturing: process – Semiconductor substrate dicing – Having a perfecting coating
Patent
1998-11-03
2000-08-22
Bowers, Charles
Semiconductor device manufacturing: process
Semiconductor substrate dicing
Having a perfecting coating
438462, 438114, 438127, 438113, 438110, H01L 2178
Patent
active
061071641
ABSTRACT:
Described herein is a method of manufacturing a semiconductor device according to the invention of the present application. According to the method, protruded electrodes are formed on a plurality of chip areas of a wafer having the plurality of chip areas on the surface thereof. Grooves are defined in boundary regions of the plurality of chip areas. Thereafter, the surface of the wafer with the grooves defined therein is covered with a resin. The back of the wafer is polished to expose the grooves from the back thereof. Next, the wafer is divided into pieces at the exposed groove portions. Since the grooves are bare from the back of the wafer in this way, the positions where the wafer is divided into the pieces, can be recognized with ease and reliability.
REFERENCES:
patent: 4904610 (1990-02-01), Shyr
patent: 5393706 (1995-02-01), Mignardi et al.
patent: 5445559 (1995-08-01), Gale et al.
patent: 5516728 (1996-05-01), Degani et al.
patent: 5527744 (1996-06-01), Mignardi et al.
patent: 5605489 (1997-02-01), Gale et al.
patent: 5888883 (1998-04-01), Sasaki et al.
Bowers Charles
OKI Electric Industry Co., Ltd.
Pert Evan
LandOfFree
Using grooves as alignment marks when dicing an encapsulated sem does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Using grooves as alignment marks when dicing an encapsulated sem, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Using grooves as alignment marks when dicing an encapsulated sem will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-580430