Electrical computers and digital processing systems: processing – Instruction decoding – Predecoding of instruction component
Patent
1998-06-24
2000-07-18
Follansbee, John A.
Electrical computers and digital processing systems: processing
Instruction decoding
Predecoding of instruction component
711122, 711125, G06F 1208
Patent
active
06092182&
ABSTRACT:
A microprocessor configured to store predecode information that is removed from an instruction cache is disclosed. In one embodiment, the microprocessor comprises a predecode unit and an instruction cache. The predecode unit is configured to receive instruction bytes from a level two cache and generate corresponding predecode information. The instruction cache is coupled to the predecode unit and comprises two pluralities of storage locations, one for storing instruction bytes and a second for storing predecode information corresponding to the instruction bytes. The instruction cache is configured to receive and store the instruction bytes and predecode information from the predecode unit. The instruction cache is also configured to output at least part of the corresponding predecode information for storage in the level two cache when the instruction bytes and corresponding predecode information are replaced in the instruction cache. The predecode information may be stored in storage locations within the level two cache that are configured to store parity and or error checking and correction information. A method for storing predecode information in a level two cache when it has been overwritten in an instruction cache is also disclosed. A computer system configured to store predecode information in a level two cache is also disclosed.
REFERENCES:
patent: 4747043 (1988-05-01), Rodman
patent: 4942519 (1990-07-01), Nakayama
patent: 5214769 (1993-05-01), Uchida et al.
patent: 5265004 (1993-11-01), Schultz et al.
patent: 5689672 (1997-11-01), Witt et al.
patent: 5721854 (1998-02-01), Ebcioglu et al.
patent: 5748978 (1998-05-01), Narayan et al.
patent: 5751981 (1998-05-01), Witt et al.
patent: 5752264 (1998-05-01), Blake et al.
patent: 5819067 (1998-10-01), Lynch
patent: 5828895 (1998-10-01), Chan et al.
"Dual On-Chip Instruction Cache Organization in High Speed Processors," IBM Technical Disclosure Bulletin, vol. 37, No. 12, Dec. 1994, pp. 213-214.
International Search Report for Application No. PCT/US99/01466 mailed May 17, 1999.
John L Hennessy & David A Patterson, "Computer Architecture A Quantitative Approch," 1990, pp. 408-414.
Intel Pentium Family User's Manual, vol. 2: 82496/82497 Cache Controller and 82491/82492 Cache SRAM Data Book, 1994 (Intel Order No. 241429-003), pp. 5-30 through 5-31.
Minagawa et al., "Pre-Decoding Mechanism for Superscalar Architecture," IEEE, pp. 21-24, 1991.
Advanced Micro Devices , Inc.
Christen Dan R.
Follansbee John A.
LandOfFree
Using ECC/parity bits to store predecode information does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Using ECC/parity bits to store predecode information, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Using ECC/parity bits to store predecode information will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2049129