Static information storage and retrieval – Addressing – Using selective matrix
Reexamination Certificate
2005-12-16
2008-08-19
Ho, Hoai V. (Department: 2827)
Static information storage and retrieval
Addressing
Using selective matrix
C365S230020, C365S230060, C365S230080, C365S189020, C365S189080
Reexamination Certificate
active
07414916
ABSTRACT:
A memory unit includes width decoding logic enabling data to be accessed in a memory array at different data widths. To improve memory access speed, the memory unit also includes dedicated read output paths for accessing data at the full data width of the memory array. The dedicated read output paths bypass the width decoding logic and provide data from the memory array directly to a data bus, thereby providing improved memory performance when width decoding is not needed. The memory unit can be incorporated in programmable devices and a programmable device configuration can select either the read bypass paths or the width decoding logic. Hardware applications that require width decoding and improved memory access speed can utilize additional programmable device resources outside the memory unit to register the full width data from the memory unit and convert it to a different data width.
REFERENCES:
patent: 5715205 (1998-02-01), Sywyk
patent: 6356110 (2002-03-01), Reddy et al.
patent: 7158440 (2007-01-01), Duh et al.
Koay Wei Yee
Yu Haiming
Altera Corporation
Ho Hoai V.
Lappas Jason
Townsend and Townsend / and Crew LLP
LandOfFree
Using dedicated read output path to reduce unregistered read... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Using dedicated read output path to reduce unregistered read..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Using dedicated read output path to reduce unregistered read... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4014572