User equipment and base station performing data detection...

Details User equipment and base station performing data detection... User equipment and base station performing data detection...

2007-05-07

2009-10-20

Pham, Chi H. (Department: 2416)

Multiplex communications

Communication over free space

Having a plurality of contiguous regions served by...

C370S342000, C375S149000

Reexamination Certificate

active

07606207

ABSTRACT:
A wireless transmit receive unit (WTRU) recovers data from a plurality of data signals received as a received vector. The WTRU determines data of the received vector by determining a Cholesky factor of an N by N matrix and using the determined Cholesky factor in forward and backward substitution to determine data of the received data signals. The WTRU comprises an array of at most N scalar processing elements. The array has input for receiving elements from the N by N matrix and the received vector. Each scalar processing element is used in determining the Cholesky factor and performs forward and backward substitution. The array outputs data of the received vector.

REFERENCES:
patent: 4964126 (1990-10-01), Musicus
patent: 5630154 (1997-05-01), Bolstad et al.
patent: 6061706 (2000-05-01), Gai et al.
patent: 6064689 (2000-05-01), Vollmer et al.
patent: 6313786 (2001-11-01), Sheynblat et al.
patent: 6707864 (2004-03-01), Kim
patent: 6714527 (2004-03-01), Kim et al.
patent: 6870882 (2005-03-01), Al-Dhahir et al.
patent: 6937644 (2005-08-01), Pan et al.
patent: 6985513 (2006-01-01), Zeira
patent: 2003/0026325 (2003-02-01), De et al.
patent: 1 447 916 (2004-08-01), None
patent: 03-141480 (1989-10-01), None
patent: 03-185745 (1991-08-01), None
patent: 06-028324 (1994-04-01), None
patent: 10-003468 (1998-01-01), None
patent: 2001-056808 (2001-02-01), None
patent: 2001-189684 (2001-07-01), None
Aleksandrov, et al., “Methods for Implementing Linear Algebra Algorithms on High Performance Architecture,” Technical Report TR97-282, Rice University, 1997, Sections 1 and 2.1, Section 4—Introduction, Sections 4.1 and 4.4.
Alexander, et al., “On the Windowed Cholesky Factorization of the Time-Varying Asynchronous CDMA Channel,” IEEE Transactions on Communications, vol. 46, No. 6, Jun. 1998, pp. 735-737.
Amano, et al., MARUZEN Advanced Technology (Edition for Electronics, Information and Communication), Parallel Processing Mechanism, MARUZEN Co., Ltd., First Edition, pp. 132-134, Aug. 25, 1989.
Bellis, et al., “Alternative Systolic Array for Non-Square-Root Cholesky Decomposition,” IEE Proceedings: Computers and Digital Techniques, vol. 144, No. 2, Mar. 27, 1997, pp. 57-64.
Golub, et al., “Matrix Computations (Johns Hopkins Series in the Mathematical Sciences),” 3rdEdition, Chapter 4, “Special Linear Systems,” pp. 133-205 and *Chapter 6, “Parallel Matrix Computations,” Section 6.3.1, A Ring Cholesky, pp. 300-303.
Kung, et al., “Algorithms for VLSI Processor Arrays (Chapter 8.3),” Introduction to VLSI Systems (Editors Mead, et al.), 1980, pp. 271-292.
Lightbody, et al., “Linear OR Architecture for a Single Chip Adaptive Beamformer,” Journal of VLSI Signal Processing Systems, vol. 24, No. 1, Feb. 2000, pp. 67-81.
Naritomi, et al., “A Fast Processor for 3-D Device Simulation Using Systolic Arrays,” IEICE Transactions, Institute of Electronics, Information and Communication Engineers, vol. J73-D-I, No. 6, Jun. 25, 1990, pp. 561-568.
Noguet, D., “A Reconfigurable Systolic Architecture for UMTS/TDD Joint Detection Real Time Computation,” 8th IEEE International Symposium on Spread Spectrum Techniques and Applications, Sydney, Australia, Aug. 20, 2004, pp. 957-961.
O'Halloran, David R., “Computing the Cholesky Decomposition on the Warp Computer,” Proceedings of the 2ndACM International Conference on Supercomputing, Saint Malo, France, May 15, 1988, pp. 396-401.
Padmini, et al., “A Linear Array for Large Sparse Matrix Operations—I Cholesky Factorization,” Parallel Algorithms and Applications, vol. 13, No. 3, 1999, pp. 187-215.
Padmini, et al., “A Linear Array for Large Sparse Matrix Operations—II Triangular Systems Solver and Matrix Multiplication,” Parallel Algorithms and Applications, vol. 13, No. 3, 1999, pp. 217-237.
Torralba, et al., “A One-Dimensional Systolic Array for Solving Arbitrarily Large Least Mean Square Problems,” Proceedings of the International Conference on Systolic Arrays, San Diego , CA, USA May 1998, vol. 2, May 25, 1988, pp. 103-112.
Valero-Garcia, et al., “A Method for Implementation of One-Dimensional Systolic Algorithms with Data Contraflow Using Pipelined Functional Units,” Journal of VLSI Signal Processing, vol. 4, No. 1, Feb. 1, 1992, pp. 7-25.
Wyrzykowski, et al., “One-Dimensional Processor Arrays for Linear Algebraic Problems,” IEE Proceedings: Computers and Digital Techniques, vol. 142, No. 1, Jan. 1995, pp. 1-4.
Golub et al., “Matrix Computations (Johns Hopkins Series in the Mathematical Sciences),” 3rdEdition, Chapter 4, “Special Linear Systems,” pp. 133-205.

Affiliated with

Also associated with

Rating

User equipment and base station performing data detection... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with User equipment and base station performing data detection..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and User equipment and base station performing data detection... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4053225