Fishing – trapping – and vermin destroying
Patent
1996-03-12
1998-02-24
Tsai, Jey
Fishing, trapping, and vermin destroying
437 51, 437173, H01L 21265
Patent
active
057211507
ABSTRACT:
An apparatus and method wherein conductive patterns are written in amorphous silicon or polysilicon deposited on an integrated circuit and used for interconnecting circuit elements contained therein. The substantially pure amorphous silicon or polysilicon is deposited onto an integrated circuit face at low temperature. A Focused Ion Beam deposition system deposits dopant atoms into the deposited pure silicon in a desired pattern. The dopant atoms are then activated by heat from a focused laser beam which adiabatically anneals the specifically doped areas of the deposited silicon. The resulting annealed doped areas of the silicon have low resistance suitable for circuit conductors. The surrounding undoped silicon reins a high resistance and a good insulator.
REFERENCES:
patent: 4367925 (1983-01-01), Sprague et al.
patent: 4593306 (1986-06-01), Marchant et al.
patent: 4771010 (1988-09-01), Epler et al.
patent: 4803528 (1989-02-01), Pankove
patent: 5041361 (1991-08-01), Tsuo
patent: 5047827 (1991-09-01), Clark, Jr. et al.
patent: 5113072 (1992-05-01), Yamaguchi et al.
patent: 5123925 (1992-06-01), Irinoda et al.
patent: 5149976 (1992-09-01), Sipma
patent: 5202571 (1993-04-01), Hirabayashi et al.
LSI Logic Corporation
Mulpuri S.
Tsai Jey
LandOfFree
Use of silicon for integrated circuit device interconnection by does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Use of silicon for integrated circuit device interconnection by , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Use of silicon for integrated circuit device interconnection by will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1874807