Use of scatterometry to measure pattern accuracy

Radiation imagery chemistry: process – composition – or product th – Including control feature responsive to a test or measurement

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C430S329000, C356S237200

Reexamination Certificate

active

06617087

ABSTRACT:

TECHNICAL FIELD OF THE INVENTION
The present invention relates generally to semiconductor device manufacturing and more particularly to a system and a method for controlling the selection of reticles in a process employing a plurality of reticle patterns.
BACKGROUND OF THE INVENTION
In the semiconductor industry, there is a continuing trend toward high device densities. To achieve these high device densities, small features on semiconductor wafers are required. These may include the width and spacing of interconnecting lines, spacing and diameter of contact holes, and surface geometry of corners and edges.
High resolution lithographic processes are used to achieve small features. In general, lithography refers to processes for pattern transfer between various media. In lithography for integrated circuit fabrication, a silicon slice, the wafer, is coated uniformly with a radiation-sensitive film, the resist. The film is selectively exposed with radiation (such as visible light, ultraviolet light, x-rays, or an electron beam) through an intervening master template, the mask or reticle (the terms mask and reticle are used interchangeably herein), forming a particular pattern. Exposed areas of the coating become either more or less soluble than the unexposed areas, depending on the type of coating, in a particular solvent developer. The more soluble areas are removed with the developer in a developing step while the less soluble areas remain on the silicon wafer, thus forming a patterned coating. The pattern of the coating corresponds to the image, or negative image, of the reticle and is used in further processing of the silicon wafer.
Over the course of a device manufacturing process, a large number of lithographic processes are commonly employed. Each lithographic process involves a different reticle pattern; the reticles used for such processing are generally kept in cases that are labeled, with a bar code for example and/or the reticles themselves may also be labeled. Automated apparatus may be used to assist in selecting the correct reticle for a particular process step. On occasion, nonetheless, an incorrect reticle is selected and the affected wafers (those wafers processed with the incorrect reticle) are lost as defects. Therefore, their remains an unsatisfied need for systems and methods that mitigate or eliminate problems associated with incorrect reticle selection.
SUMMARY OF THE INVENTION
The following presents a simplified summary of the invention in order to provide a basic understanding of some of its aspects. This summary is not an extensive overview of the invention and is intended neither to identify key or critical elements of the invention nor to delineate its scope. The primary purpose of this summary is to present some concepts of the invention in a simplified form as a prelude to the more detailed description that is presented later.
The present invention provides a system and process for controlling the application of patterned resist coatings in an integrated circuit manufacturing process that employs multiple reticle patterns. One aspect of the invention relates to obtaining scatterometry measurements from a patterned resist and using the measurements to determine whether the correct reticle pattern was employed in forming the patterned resist. According to another aspect of the invention, the reticles are provided with grating patterns in addition to reticle patterns, whereby when the reticles are printed, gratings are formed in the resist. The gratings are then used, with scatterometry, to identify the reticle pattern. The reticles can be configured so that the gratings form in a non-functional portion of a wafer, such as a portion along a score line. Where it is determined that the correct reticle pattern was not used, an indication of the determination is provided and corrective action can be taken such as stripping the resist and reprocessing the affected wafers.


REFERENCES:
patent: 4586822 (1986-05-01), Tanimoto
patent: 4751169 (1988-06-01), Behringer et al.
patent: 4952058 (1990-08-01), Noguchi et al.
patent: 5123743 (1992-06-01), Feldman
patent: 5343293 (1994-08-01), Berger et al.
patent: 5402224 (1995-03-01), Hirukawa et al.
patent: 5667918 (1997-09-01), Brainerd et al.
patent: 5811223 (1998-09-01), Bae
patent: 5849440 (1998-12-01), Lucas et al.
patent: 5880838 (1999-03-01), Marx et al.
patent: 6052188 (2000-04-01), Fluckiger et al.
patent: 6104486 (2000-08-01), Arimoto
patent: 6130016 (2000-10-01), Kent
patent: 6245584 (2001-06-01), Marinaro et al.
patent: 6383824 (2002-05-01), Lensing
patent: 6426168 (2002-07-01), Johnson
patent: 6433878 (2002-08-01), Niu et al.
patent: 6479200 (2002-11-01), Stirton
patent: 6501534 (2002-12-01), Singh et al.
patent: 6513151 (2003-01-01), Erhardt et al.
patent: 6516085 (2003-02-01), Wiley et al.
patent: 6529621 (2003-03-01), Glasser et al.
“Scatterometry for the Measurement of Metal Features”, In Metrology, Inspection, and Process Control for Microlithography XIV, Christopher J. Raymond, Steve W. Farrer and Scott Sucher, Proceedings of SPIE, vol. 3998, Feb. (2000), pp. 135-145.
“Manufacturing Considerations for Implementation of Scatterometry for Process Monitoring”, In Metrology, Inspection, and Process Control for Microlithography XIV, John Allgair, Dave Benoit, Rob Hershey and Lloyd C. Litt (Motorola); Ibrahim Abdulhalim, Bill Braymer, Michael Faeyrman, John C Robinson, Umar Whitney, Yiping Xu, Piotr Zalicki and Joel Seligson (Kla-Tencor Corp.). Proceedings of SPIE. vol. 3998, Feb. (2000), pp. 125-134.
“Phase Profilometry for the 193 nm Lithography Gate Stack”, In Metrology, Inspection, and Process Control for Microlithography XIV, Nickhil Jakatdar, Xinhui Niu, Junwei Bao, Costas Spanos, Sanjay Yedur and Alain Deleporte, Proceedings of SPIE, vol. 3998, Feb. (2000), pp. 116-124.
“Lithographic Process Monitoring using Diffraction Measurements”, Metrology, Inspection, and Process Control for Microlithography XIV, Emmanuel M. Drege and Dale M. Byrne, Proceedings of SPIE, vol. 3998, Feb. (2000), 12 pp.
“An Integrated System of Optical Metrology for Deep Sub-Micron Lithography”, Xinhui Niu, A dissertation submitted in partial satisfaction of the requirements for the degree of Doctor of Philosphy in Engineering-Electrical Engineering and Computer Sciences in the Graduate Division of the University of California, Berkeley, Spring, 1999, 153 pp., Call #308t, 1999, 324.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Use of scatterometry to measure pattern accuracy does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Use of scatterometry to measure pattern accuracy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Use of scatterometry to measure pattern accuracy will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3015320

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.