Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Responsive to non-optical – non-electrical signal
Reexamination Certificate
2002-09-10
2003-09-02
Ghyka, Alexander (Department: 2812)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Responsive to non-optical, non-electrical signal
C257S417000, C257S418000
Reexamination Certificate
active
06614065
ABSTRACT:
BACKGROUND
1. Field of the Invention
The invention relates to interlayer stress reduction. More specifically, the invention relates to use of membrane properties to reduce residual stress at an interlayer.
2. Background
Deposition layers in semiconductor processing have been shrinking since the invention of the microprocessor. Current thicknesses of deposition layers in state of the art microprocessors, for example, run to approximately 1 micron in depth. With advancing technology, it is easily foreseeable that deposition layer thicknesses will become even smaller.
Whenever one material is deposited upon another, there is a mismatch between the materials that is inherent in the nature of the materials. This mismatch can be the result of differences in morphology, i.e., a crystal lattice, or this can be the result of differences in co-efficient of thermal expansion between the two materials. Typically, when a material is deposited on another, the deposition takes place at an elevated temperature to enhance the deposit materials' ability to adhere to the surface of the material upon which it is deposited, i.e. the substrate. As these materials are cooled to operating temperatures, for example room temperature, if there is a mismatch in their co-efficient of thermal expansion; one material will contract at a different rate from the other material. If the deposited material has a greater co-efficient of thermal expansion than the substrate, the deposited material will contract more than the substrate area it covered at deposition. When the combination of the two materials reaches operating, or room temperature, there will be a tensile stress on the deposited material because of this difference in contraction. If, on the other hand, the co-efficient of thermal expansion of the substrate material is greater than the substrate, there will be a compressive stress on the deposited material due to the substrate's shrinking faster than it.
Stress in an interlayer region such as this propagates into both layers of the deposited and the substrate materials. This stress inhibits operation of the device in ways of, for example, degradation of electron mobility within the area of stress because the reciprocal lattice is no longer symmetrical. Additional results of high interface stress can be electro-migration, delamination at the interface, and stress migration where crystals move around to attain a relaxed state.
Electromigration is a failure phenomena that typically occurs when an electric current is passed through a stressed material. The end result is the formation of hillocks and voids in a material due to the development of severe mechanical stresses and stress gradients. Hillocks can lead to short circuit failures, and voids can lead to open circuit failures.
Delamination is a failure that generally takes place when the interlayer bond yields and the two materials separate. This happens, for example, when the differential in the morphological or crystallographic properties is sufficient to break the adhesion between the layers.
Stress migration is typically caused by stress mismatch between lattices. It results in crystals moving around to attain a relaxed state. This movement may cause voids in an interface.
When depositing a relatively thin layer of a first material, or material “A”, on a second material, or material “B”, wherein the second material is acting as the substrate, typically the first material will become polycrystalline or amorphous as it deposits on the surface of the second material. This is because it is rare to have identical morphological, or crystallographic, properties in dissimilar materials. Whether morphological spacing of the material is smaller than the material that makes the substrate causing tension in the deposition layer, or the morphological structure of the deposition layer is larger than that of the substrate causing compression in the deposition layer, the material coming down on top of already deposited material “A” will see a confinement that is caused by the mismatch with material “B”. While the physical constants of material “B” are confining the deposition of material “A”, the growth is termed pseudomorphic, because material “A” is being constrained away from its own structure and toward the structure of material “B”. Once of course a sufficient critical thickness of material “A” has been reached, the deposited material relaxes and the growth is no longer pseudomorphic. However, prior to reaching this critical thickness, the deposited material is confined by the structure of the substrate material.
REFERENCES:
patent: 3853650 (1974-12-01), Hartlaub
patent: 4851080 (1989-07-01), Howe et al.
patent: 5110373 (1992-05-01), Mauger
patent: 5146435 (1992-09-01), Bernstein
patent: 5332469 (1994-07-01), Mastrangelo
patent: 5344523 (1994-09-01), Fung et al.
patent: 5631198 (1997-05-01), Hartauer
patent: 5721162 (1998-02-01), Schubert et al.
patent: 6030851 (2000-02-01), Grandmont et al.
patent: 6150681 (2000-11-01), Allen
patent: 6207470 (2001-03-01), De Bortoli
patent: 6498086 (2002-12-01), Zheng
patent: 2002/0034843 (2002-03-01), Udrea et al.
Blakely , Sokoloff, Taylor & Zafman LLP
Ghyka Alexander
Intel Corporation
LandOfFree
Use of membrane properties to reduce residual stress in an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Use of membrane properties to reduce residual stress in an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Use of membrane properties to reduce residual stress in an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3059529