Electrical computers and digital processing systems: multicomput – Computer-to-computer data routing – Least weight routing
Patent
1998-02-03
1999-11-30
Hafiz, Tariq R.
Electrical computers and digital processing systems: multicomput
Computer-to-computer data routing
Least weight routing
709300, 709108, 709305, G06F 9445
Patent
active
059957522
ABSTRACT:
A method of allowing a pair of C language operations, in particular a setjmp/longjmp and a signal/raise functions to be completed across a plurality of load modules. Upon the issuance of a first instruction, such as a setjmp, all information pertaining to the current running processing sub-environment that has been established by a first load module is saved in the memory in any location. Later, upon the issuance of a second and complementary instruction, such as a longjmp, issued from a different processing sub-environment established by a different load module, the computer's system stack is searched until the entry for the original processing environment is found. Then once it is established which initial environment the second instruction is related to, that information is retrieved from the previously stored memory location and the instruction is completed successfully.
REFERENCES:
patent: 4006465 (1977-02-01), Cross et al.
patent: 4408274 (1983-10-01), Wheatley et al.
patent: 5481712 (1996-01-01), Silver et al.
patent: 5481719 (1996-01-01), Ackerman et al.
patent: 5511194 (1996-04-01), Shirakata et al.
patent: 5519862 (1996-05-01), Schaeffer et al.
patent: 5522072 (1996-05-01), De Bruler
patent: 5606696 (1997-02-01), Ackerman et al.
patent: 5628016 (1997-05-01), Kukol
patent: 5659701 (1997-08-01), Amit et al.
patent: 5694539 (1997-12-01), Haley et al.
patent: 5826087 (1998-10-01), Lohmann
Boone, "Java Essentials for C and C++ Programmers" Addison-Wesley, 1996, pp. 31-32.
Microsoft Press "Computer Dictionary", 1994, p. 56.
Wong et al., "Exception Handling in C++ Without Language Extensions", IEEE Tencon, 1993, pp. 411-414.
stewart et al., "Mechanisms For Detecting and Handling Timing Errors", Comm. of the ACM, Jan. 1997, vo. 40 No. 1, pp. 87-93.
Bandad et al., "Exception Management Algorithm for Multi-Threaded Method Invocation," IBM Technical Disclosure Bulletin, vol. 37, No. 07, Jul. 1994 pp. 145-146.
Hidalgo et al., "Method for Creating a Portable C-Language Address Validation Function," IBM Technical Disclosure Bulletin, vol. 37, No. 11, Nov. 1994, pp. 223-224.
C.R. Merritt, "Backtracking Interpreter," IBM Technical Disclosure Bulletin, vol. 38, No. 02, Feb. 1995, pp. 625-626.
Jensen et al., "Address Validation Procedure," vol. 39, No. 03, Mar. 1996, pp. 21-22.
P.E. Havercan "High Performance Allocation of Automatic Storage for Multi-CSECT Modules," IBM Disclosure Bulletin, vol. 37, No. 06A, Jun. 1994., pp. 131-132.
Chao Tian-Jy
Cooper Mark D.
Mastrangelo Colette A.
Vemuri Sarat
Chaki Kakali
Hafiz Tariq R.
International Business Machines - Corporation
LandOfFree
Use of language instructions and functions across multiple proce does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Use of language instructions and functions across multiple proce, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Use of language instructions and functions across multiple proce will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1685151