Electrical computers and digital processing systems: multicomput – Miscellaneous
Reexamination Certificate
2007-01-30
2007-01-30
Meky, Moustafa M. (Department: 2157)
Electrical computers and digital processing systems: multicomput
Miscellaneous
C711S108000, C711S216000
Reexamination Certificate
active
10173206
ABSTRACT:
A server is provided having a port for receiving a data request that includes an identifier (e.g., an HTTP request that includes a URL). Recognition logic is provided to extract the identifier, using delimiters present in the data request. Padding logic fixes the length of the identifier at a predetermined length (e.g., by adding zeros to the end of the identifier), thereby creating a fixed-length identifier. Hashing logic is provided to perform a hashing function on the fixed-length identifier, thereby creating a hashed identifier. A CAM array provides an index value in response to the hashed identifier if the hashed identifier matches a hashed identifier value stored in the CAM array. A cache memory stores information associated with the identifier (e.g., web page data), at a location associated with the index value. The cache memory provides this information to a requesting party in response to the index value.
REFERENCES:
patent: 4056845 (1977-11-01), Churchill, Jr.
patent: 5339398 (1994-08-01), Shah
patent: 5414704 (1995-05-01), Spinney
patent: 5884297 (1999-03-01), Noven
patent: 5920900 (1999-07-01), Poole et al.
patent: 5930359 (1999-07-01), Kempke et al.
patent: 5940597 (1999-08-01), Chung
patent: 6061712 (2000-05-01), Tzeng
patent: 6118760 (2000-09-01), Zaumen et al.
patent: 6226710 (2001-05-01), Melchior
patent: 6622168 (2003-09-01), Datta
patent: 6697276 (2004-02-01), Pereira et al.
patent: 6708250 (2004-03-01), Gillingham
patent: 6748484 (2004-06-01), Henderson et al.
patent: 6754800 (2004-06-01), Wong et al.
patent: 6763426 (2004-07-01), James et al.
patent: 6889225 (2005-05-01), Cheng et al.
patent: 6892237 (2005-05-01), Gai et al.
patent: 2002/0094084 (2002-07-01), Wasilewski et al.
patent: 2002/0161969 (2002-10-01), Nataraj et al.
patent: 2002/0178341 (2002-11-01), Frank
patent: 2003/0188089 (2003-10-01), Perloff
Fielding et al., Hypertext Transfer Protocol—HTTP/1.1, IETF Network Working Group, Published 1999, p. 25.
Improved Caching on Net.Commerce Pages, IBM Technical Disclosure Bulletin, Published May 2001, Issue 445 Page No. 863.
“IPv4”, http://en.wikipedia.org/wiki/IPv4, pp. 1-4.
“IPv6,” http://en.wikipedia.org/wiki/IPv6, pp. 1-9.
Bever Hoffman & Harms
Integrated Device Technology Inc.
Meky Moustafa M.
LandOfFree
Use of hashed content addressable memory (CAM) to accelerate... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Use of hashed content addressable memory (CAM) to accelerate..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Use of hashed content addressable memory (CAM) to accelerate... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3802706