Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Having specific delay in producing output waveform
Reexamination Certificate
2006-05-23
2006-05-23
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Having specific delay in producing output waveform
C327S234000, C327S403000
Reexamination Certificate
active
07049872
ABSTRACT:
Methods of and apparatuses for matching the signal delay, clock timing, frequency response, gain, offset, and/or transfer function of signal pathways in electrical circuits such as, for example, time-interleaved and pipelined circuits using analog-valued floating-gate MOSFETs are disclosed. The methods and apparatuses disclosed are applicable to a variety of circuits, including but not limited to, sample-and-hold or track-and-hold circuits, quadrature mixers, analog-to-digital converters (ADCs), digital-to-analog converters (DACs), analog or digital filters, and amplifiers.
REFERENCES:
patent: 3958236 (1976-05-01), Kelly
patent: 4163947 (1979-08-01), Weedon
patent: 4763105 (1988-08-01), Jenq
patent: 4783783 (1988-11-01), Nagai et al.
patent: 4914440 (1990-04-01), Ramet
patent: 4935702 (1990-06-01), Mead et al.
patent: 4962380 (1990-10-01), Meadows
patent: 4968988 (1990-11-01), Miki et al.
patent: 5029063 (1991-07-01), Lingstaedt et al.
patent: 5099156 (1992-03-01), Delbruck
patent: 5159337 (1992-10-01), Lankreijer
patent: 5243347 (1993-09-01), Jackson et al.
patent: 5270963 (1993-12-01), Allen et al.
patent: 5329240 (1994-07-01), Kubota et al.
patent: 5332997 (1994-07-01), Dingwall et al.
patent: 5376935 (1994-12-01), Seligson
patent: 5553030 (1996-09-01), Tedrow et al.
patent: 5608400 (1997-03-01), Pellon
patent: 5627392 (1997-05-01), Diorio et al.
patent: 5666118 (1997-09-01), Gersbach
patent: 5710563 (1998-01-01), Vu et al.
patent: 5790060 (1998-08-01), Tesch
patent: 5825063 (1998-10-01), Diorio et al.
patent: 5825317 (1998-10-01), Anderson et al.
patent: 5841384 (1998-11-01), Herman et al.
patent: 5852640 (1998-12-01), Kliza et al.
patent: 5870044 (1999-02-01), Dell'ova et al.
patent: 5870048 (1999-02-01), Kuo et al.
patent: 5875126 (1999-02-01), Minch et al.
patent: 5898613 (1999-04-01), Diorio et al.
patent: 5914894 (1999-06-01), Diorio et al.
patent: 5917440 (1999-06-01), Khoury
patent: 5933039 (1999-08-01), Hui et al.
patent: 5939945 (1999-08-01), Thewes et al.
patent: 5952891 (1999-09-01), Boudry
patent: 5952946 (1999-09-01), Kramer et al.
patent: 5955980 (1999-09-01), Hanna
patent: 5982313 (1999-11-01), Brooks et al.
patent: 5982315 (1999-11-01), Bazarjani et al.
patent: 5986927 (1999-11-01), Minch et al.
patent: 5990512 (1999-11-01), Diorio et al.
patent: 6020773 (2000-02-01), Kan et al.
patent: 6118398 (2000-09-01), Fisher et al.
patent: 6125053 (2000-09-01), Diorio et al.
patent: 6130632 (2000-10-01), Opris
patent: 6134182 (2000-10-01), Pilo et al.
patent: 6137431 (2000-10-01), Lee et al.
patent: 6144581 (2000-11-01), Diorio et al.
patent: 6169503 (2001-01-01), Wong
patent: 6172631 (2001-01-01), Tsai et al.
patent: 6191715 (2001-02-01), Fowers
patent: 6219384 (2001-04-01), Kliza et al.
patent: 6266362 (2001-07-01), Tuttle et al.
patent: 6317066 (2001-11-01), Chiang
patent: 6320788 (2001-11-01), Sansbury et al.
patent: 6351158 (2002-02-01), Shearon et al.
patent: 6373417 (2002-04-01), Melanson
patent: 6373418 (2002-04-01), Abbey
patent: 6424279 (2002-07-01), Kim et al.
patent: 6448833 (2002-09-01), Hirose
patent: 6496128 (2002-12-01), Wiesbauer et al.
patent: 6522275 (2003-02-01), May
patent: 6522282 (2003-02-01), Elbornsson
patent: 6570518 (2003-05-01), Riley et al.
patent: 6573853 (2003-06-01), Mulder
patent: 6653877 (2003-11-01), Tsujino
patent: 6664909 (2003-12-01), Hyde et al.
patent: 2001/0020861 (2001-09-01), Hirose
patent: 2001/0054920 (2001-12-01), Tsujino
patent: 2002/0089440 (2002-07-01), Kranz et al.
patent: 0 298 618 (1989-01-01), None
Diorio et al., “Adaptive CMOS: From Biological Inspiration to Systems-on-a-Chip”, Mar. 2002, Proceedings of the IEEE, vol. 90, No. 3, p. 345-357.
Figueroa et al., “A Floating-Gate Trimmable High-Resolution DAC in Standard 0.25 μm CMOS”, Aug. 2001, Nonvolatile Semiconductor Memory Workshop, Monterey, CA, pp. 46-47.
Hyde et al., “A Floating-Gate Trimmed, 14-Bit, 250 Ms/s Digital-to-Analog Converter in Standard 0.25 μm CMOS”, 2002, Symposium on VLSI Circuits, Honolulu, HI, pp. 328-331.
Bastos, et al., “A 12-bit Intrinsic Accuracy High-Speed CMOS DAC”, IEEE Journal of Solid-State Circuits, vol. 33, No. 12, Dec. 1998, pp. 1959-1969.
Bugeja, et al., “A Self-Trimming 14-b 100-MS/s CMOS DAC”, IEEE Journal of Solid-State Circuits, vol. 35, No. 12, Dec. 2000, pp. 1841-1852.
Bugeja, et al., “A 14-b, 100-MS/s CMOS DAC Designed for Spectral Performance”, IEEE Journal of Solid-State Circuits, vol. 34, No. 12, Dec. 1999, pp. 1719-1732.
Diorio, et al., “A High-Resolution Non-Volatile Analog Memory Cell”, IEEE, 1995, pp. 2233-2236.
Diorio, “A p-Channel MOS Synapse Transistor with Self-Convergent Memory Writes”, IEEE Transaction On Electron Devices, vol. 47, No. 2, pp. 464-472, Feb. 2000.
SGS-Thomson Microelectronics, “An Overview of the Serial Digital Interface”, 1994, pp. 1-28.
Tille, et al., “A 1.8-V MOSFET-Only Σ Δ Modulator Using Substrate Biased Depletion-Mode MOS Capacitors in Series Compensation”, IEEE, Journal of Solid-State Circuits, vol. 36, No. 7, Jul. 2001, pp. 1041-1046.
Tsividis, et al., “Continuous-Time MOSFET-C Filters in VLSI”, IEEE Transactions on Circuits and Systems, vol. CAS-33, No. 2, Feb. 1986, pp. 125-140.
Van der Plas, et al., “A 14-bit Instrinsic Accuray δ2Random WalkCMOS DAC”, IEEE Journal of Solid-State Circuits, vol. 34, No. 12, Dec. 1999, pp. 1708-1718.
Vittoz, “Dynamic Analog Techniques”, Design of MOS VLSI Circuits for Telecommunications, 1985, pp. 145-170.
Vittoz, “Dynamic Analog Techniques”, Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 4, 1994, pp. 97-124.
Vittoz, “Continuous-Time Filters”, Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 6, 1994, pp. 177-211.
Vittoz, “Analog-Digital Conversion Techniques for Telecommunications Applications”, Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 9, 1994, pp. 289-315.
Vittoz, “Delta-Sigma Data Converters”, Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 10, 1994, pp. 317-339.
Partial International Search for International Application No. PCT/US03/31792, date mailed Apr. 2, 2004.
Carley, L. Richard, “Trimming Analog Circuits Using Floating-Gate Analog MOS Memory”, IEEE Journal of Solid-State Circuits, vol. 24, No. 6, pp. 1569-1575, Dec. 1989.
Low et al.,“Basics of Floating-Gate Low-Dropout Voltage Regulators”, IEEE Midwest Symp. on Circuits and Systems, Aug. 8-11, 2000, pp. 1048-1051.
International Search Report for application PCT/US 03/31792, date mailed Aug. 12, 2004.
Diorio Christopher J.
Humes Todd E.
Thomas Michael
Callahan Timothy P.
IMPINJ, Inc.
Nguyen Hai L.
Ritchie David B.
Thelen Reid & Priest LLP
LandOfFree
Use of analog-valued floating-gate transistors to match the... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Use of analog-valued floating-gate transistors to match the..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Use of analog-valued floating-gate transistors to match the... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3554694