Multiplex communications – Pathfinding or routing – Through a circuit switch
Reexamination Certificate
2005-01-25
2005-01-25
Chin, Wellington (Department: 2664)
Multiplex communications
Pathfinding or routing
Through a circuit switch
C370S389000, C370S536000
Reexamination Certificate
active
06847637
ABSTRACT:
The invention concerns a data packet switching unit (26) associated with a node (20) in a network (10) and having several input/output ports for the packets.The unit is wherein it has:a number n of intermediate ports (70, 80, 90, 100) disposed between input/output ports of a first (40, 50, 60) and second (C) type, a port of the second type being able to support an internal connection to the node (20),at least one storage means (72, 77) associated with each intermediate port,means (A) of transferring a packet between at least one so-called input port and at least one so-called output port and which uses at least one intermediate port and said at least one associated storage means.
REFERENCES:
patent: 5210743 (1993-05-01), Eilenberger et al.
patent: 5371852 (1994-12-01), Attanasio et al.
patent: 5774665 (1998-06-01), Jeong et al.
patent: 5787086 (1998-07-01), McClure et al.
patent: 5920699 (1999-07-01), Bare
patent: 6009092 (1999-12-01), Basilico
patent: 6032205 (2000-02-01), Ogimoto et al.
patent: 6094435 (2000-07-01), Hoffman et al.
patent: 6104696 (2000-08-01), Kadambi et al.
patent: 6160811 (2000-12-01), Partridge et al.
patent: 6396807 (2002-05-01), Peligry et al.
patent: 405990 (1990-06-01), None
patent: 884876 (1998-12-01), None
patent: WO 9819421 (1998-05-01), None
May, D. et al., “Message-Routing als Schlusseltechnik”, Elektronik, DE, Franzis Verlag GMBH. Munchen, vol. 41, No. 24, pp. 58-59, 62-66.
Waadeland, T. et al., “Avoiding head-of-line blocking in wormhole routed networks by central buffering”, Microprocessors And Microsystems, GB, IPC Business Press LTD. London, vol. 21, No. 7-8, (Mar. 30, 1998), pp. 455-462.
Chowdhury, S., et al., “Threshold-Based Load Balancing In An ATM Switch Consisting Of Parallel Output Buffered Switch Elements”, Proceedings Of The Global Telecommunications Conference (GLOBECOM), US, New York, IEEE, 1994, pp. 463-469.
Hiroshi Suzuki, et al., “Output-Buffer Switch Architecture For Asynchronous Transfer Mode”, International Conference On Communications, US, New York, IEEE, vol. _, 1989, pp. 99-103.
Brown, C.R., et al., “Exploiting IEEE 1355 Routable Serial Links In A Real-Time Vision Architecture”, Real-Time Imaging, GB, Academic Press Limited, vol. 3, No. 5, (Jan. 10, 1997), pp. 355-361.
Canon Kabushiki Kaisha
Chin Wellington
Fitzpatrick ,Cella, Harper & Scinto
Schultz William
LandOfFree
Unit and method for switching data packets, a data... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Unit and method for switching data packets, a data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Unit and method for switching data packets, a data... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3383373