Electrical pulse counters – pulse dividers – or shift registers: c – Systems – Counter controlled counter
Patent
1991-12-18
1994-04-05
Heyman, John S.
Electrical pulse counters, pulse dividers, or shift registers: c
Systems
Counter controlled counter
377 26, 377 55, G06F 900
Patent
active
053012194
ABSTRACT:
The invention includes a data memory having sequentially stored N-bit words that are each a binary description of a time at which an event is to occur. Also stored is a K-bit word, associated with each N-bit word, that is a binary description of what the scheduled event is to be. The invention utilizes a free-running clock and clock circuitry to gauge when an event should occur. The clock circuitry tallies an N-bit description of running time. M-bits of the N-bit description of running time are specified by a single fast synchronous counter. The remaining N-M bits are specified by two slow counters each of N-M bit capacity. Because incrementation of slow counters creates count settling times that may significantly affect accurate event sequencing, the slow counters are alternately incremented and a multiplexer is used to switch to the counter that will provide a "steady state" count at a scheduled event time. A comparator is used to judge when the stored N-M bit description of time equates with the N-M bits counted in the utilized slow-speed counter. An equality then enables an M-bit comparison with the stored M-bit portion of the description of a scheduled event time. When the stored and elapsed M-bits equal, the stored K-bit word describing the scheduled event is made valid so that the event occurs at the selected time.
REFERENCES:
patent: 3753127 (1973-08-01), Rowe
patent: 3805031 (1974-04-01), Leibowitz et al.
patent: 3982108 (1976-09-01), Horsley
patent: 4002926 (1977-01-01), Moyer
patent: 4160154 (1979-07-01), Jennings
patent: 4255793 (1981-03-01), Nakamura
patent: 4341950 (1982-07-01), Kyles et al.
patent: 4477918 (1984-10-01), Nossen et al.
patent: 4499589 (1985-02-01), Geesen
patent: 4503548 (1985-03-01), Phillips
patent: 4517684 (1985-05-01), Fennel
patent: 4519091 (1985-05-01), Chu et al.
patent: 4636967 (1987-01-01), Bhatt et al.
patent: 4779215 (1988-10-01), Moisan et al.
patent: 4809221 (1989-02-01), Magliocco et al.
patent: 4870664 (1989-09-01), Hayashi
patent: 4905262 (1990-02-01), Eby
patent: 4912734 (1990-03-01), Frauenglass
patent: 4914616 (1990-04-01), Shiraishi et al.
patent: 5142651 (1992-08-01), Cronyn
"SR620 Universal Time Interval Counter"; circa 1989; Sunnyvale, Calif.
Chu, David; "Phase Digitizing Sharpens Timing Measurements"; pp. 28-32; J 1988; New York, N.Y.
"Test & Measurement Catalog 1990"; pp. 162-167; 1990.
Fendelman Harvey
Heyman John S.
Keough Thomas Glenn
Lipovsky Peter A.
The United States of America as represented by the Secretary of
LandOfFree
Uninterrupted, enhanced-rate event sequencer with mixed-speed co does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Uninterrupted, enhanced-rate event sequencer with mixed-speed co, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Uninterrupted, enhanced-rate event sequencer with mixed-speed co will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-518265