Computer graphics processing and selective visual display system – Computer graphics processing – Three-dimension
Reexamination Certificate
2005-08-11
2009-12-29
Chauhan, Ulka (Department: 2628)
Computer graphics processing and selective visual display system
Computer graphics processing
Three-dimension
Reexamination Certificate
active
07639252
ABSTRACT:
A hardware tessellation circuit serves as a unified hardware parametric coordinate generator for providing parametric coordinates for tessellation. The tessellation circuit includes control logic that receives tessellation instruction information, such as an instruction indicating which type of multiple tessellation operations to perform, on an incoming primitive wherein the different types of tessellation include discrete tessellation, continuous tessellation and adaptive tessellation. The tessellation circuit also includes shared tessellation logic that is controlled by the control logic, and includes a plurality of shared logic units, such as arithmetic logic units, that are controllable by the control logic based on the type of tessellation detected to be used for the incoming primitive. The shared tessellation logic is controlled to reuse at least some of the logic units for two different tessellation operations defined by the tessellation type information.
REFERENCES:
patent: 5357599 (1994-10-01), Luken
patent: 5821940 (1998-10-01), Morgan et al.
patent: 5914722 (1999-06-01), Aleksic
patent: 6057848 (2000-05-01), Goel
patent: 6078331 (2000-06-01), Pulli et al.
patent: 6100894 (2000-08-01), Goel
patent: 6211883 (2001-04-01), Goel
patent: 6504537 (2003-01-01), Moreton et al.
patent: 6597356 (2003-07-01), Moreton et al.
patent: 6600488 (2003-07-01), Moreton et al.
patent: 6624811 (2003-09-01), Moreton et al.
patent: 6674433 (2004-01-01), Junkins
patent: 6697063 (2004-02-01), Zhu
patent: 6819325 (2004-11-01), Boyd et al.
patent: 6906716 (2005-06-01), Moreton et al.
patent: 6940515 (2005-09-01), Moreton et al.
patent: 6965908 (2005-11-01), Shaw
patent: 7109987 (2006-09-01), Goel et al.
patent: 7200532 (2007-04-01), Cheng
patent: 2004/0085313 (2004-05-01), Moreton et al.
patent: 2004/0113909 (2004-06-01), Fenney et al.
patent: 2004/0227755 (2004-11-01), Sfarti
patent: 2006/0238535 (2006-10-01), Goel et al.
patent: 0930582 (1999-07-01), None
Moreton, Henry; Watertight Tessellation Using Forward Differencing; SIGGRAPH Eurographics Workshop; 2001; pp. 25-32; NVIDIA Corporation.
ATI Technologies ULC
Chauhan Ulka
Murdoch Crystal
Vedder Price P.C.
LandOfFree
Unified tessellation circuit and method therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Unified tessellation circuit and method therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Unified tessellation circuit and method therefor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4110780