Induced nuclear reactions: processes – systems – and elements – Testing – sensing – measuring – or detecting a fission reactor... – Vessel monitoring or inspection
Reexamination Certificate
2007-06-19
2007-06-19
Tran, Anh Q. (Department: 2819)
Induced nuclear reactions: processes, systems, and elements
Testing, sensing, measuring, or detecting a fission reactor...
Vessel monitoring or inspection
C326S095000, C326S098000
Reexamination Certificate
active
11015318
ABSTRACT:
A domino clocking method includes providing a domino logic circuit including first and second coupled domino gates, providing a first clock signal for clocking the first domino gate, and providing a second clock signal for clocking the second domino gate, wherein the first clock signal has a shortened positive phase duty cycle relative to the second clock signal. The positive phase of the first clock signal is shortened by an amount greater than or equal to a precharge time plus a falling edge skew between the clock signals. The footer transistor in the second domino gate can be eliminated. The first and second clock signals have the same frequency. The timing of the data presented to the first domino gate, and the first and second clock signals is adjusted so that there is no direct path between the power supply voltage and ground during the entire precharge phase of the second domino gate.
REFERENCES:
patent: 5041742 (1991-08-01), Carbonaro
patent: 5434520 (1995-07-01), Yetter et al.
patent: 5883529 (1999-03-01), Kumata et al.
patent: 5930148 (1999-07-01), Bjorksten et al.
patent: 6040716 (2000-03-01), Bosshart
patent: 6209121 (2001-03-01), Goto
patent: 2004/0155678 (2004-08-01), Anderson et al.
patent: 2005/0110522 (2005-05-01), Hoekstra
D. Harris, “Skew-Tolerant Circuit Design”, Morgan Kaufman Publishers, San Francisco, CA 2001, Chapter 1, pp. 1-31 and section 3.2., pp. 79-95, no month.
K. Bernstein et al., “High Speed CMOS Design Styles”, Kluwer Academic Publishers, Boston, 1998, pp. 91-131, no month.
Bourgin Bernard
Mader Roy
Jorgenson Lisa K.
Kubida William J.
STMicroelectronics Inc.
Tran Anh Q.
LandOfFree
Unfooted domino logic circuit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Unfooted domino logic circuit and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Unfooted domino logic circuit and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3809020