Ultra thin die electronic package

Details Ultra thin die electronic package Ultra thin die electronic package

2008-06-13

2010-06-01

Landau, Matthew C (Department: 2813)

Semiconductor device manufacturing: process

Packaging or treatment of packaged semiconductor

Assembly of plural semiconductive substrates each possessing...

C438S118000, C257SE21505, C257SE23010

Reexamination Certificate

active

07727808

ABSTRACT:
A method for forming an ultra thin die electronic package includes disposing a first polymer film on a first substrate, applying a first adhesive layer to the first polymer film, disposing at least one die on the first adhesive layer, disposing a second polymer film on at least one additional substrate, applying a second adhesive layer to the second polymer film on at least one additional substrate, applying a second adhesive layer to the second polymer film, and attaching the first substrate and the at least one additional substrate via the first adhesive layer and the second adhesive layer such that the at least one die is interspersed between. The method also includes forming multiple vias on a top and/or bottom side of the first and the additional substrate(s), wherein the multiple vias are directly connected to the die, and forming an electrical interconnection between the first substrate, the at least one additional substrate and a die pad of the at least one die.

REFERENCES:
patent: 5353498 (1994-10-01), Fillion et al.
patent: 5703400 (1997-12-01), Wojnarowski et al.
patent: 6376769 (2002-04-01), Chung
patent: 6664483 (2003-12-01), Chong et al.
patent: 6730533 (2004-05-01), Durocher et al.
patent: 6767764 (2004-07-01), Saia et al.
patent: 6994897 (2006-02-01), Durocher et al.
patent: 7498205 (2009-03-01), Jung et al.
patent: 2004/0063294 (2004-04-01), Durocher et al.
patent: 2005/0011856 (2005-01-01), De Oliveira
patent: 2006/0191711 (2006-08-01), Cho et al.
patent: 2008/0006921 (2008-01-01), Park et al.
patent: 2008/0009095 (2008-01-01), Charles, Jr.
patent: 2008/0273314 (2008-11-01), Cho et al.
patent: 2008/0318054 (2008-12-01), Fillion et al.
patent: WO9405038 (1994-03-01), None
patent: WO2004064464 (2004-07-01), None
patent: WO2004075261 (2004-09-01), None
patent: WO2004109795 (2004-12-01), None
patent: WO2008013673 (2008-01-01), None
Sickmiller et al. “Packaging of Ultra-Thin Film GaAs Devices for Increased Thermal Efficiency and High Density MCM's”, ELO Technologies, Inc., pp. 1-4 (1999).
Cazaux et al., “Ultra Thin Electronics for Space Applications” Electronic Components and Tech. Conf., 2001, pp. 1-4.
Takahashi et al., “Ultra-High-Density Interconnection Technology of Three-Dimensional Packaging”, Microelectronics Reliability, vol. 43, Issue 8, Aug. 2003, pp. 1-25.
Vandermeulen et al., “High Density Thick Film Substrates for Miniaturized 3D Chip Stacking Packaging Solutions”, Genum Corp., Burlington, Canada, pp. 1-7.
Rapala-Virtanen, T., “Processing and Performance of High Density Interconnect (HDI) PWB With Laser Microvia”, Adhesive Joining and Coating Technology in Electronics Mfg., 2000 Proceedings 41, 1 page.

Affiliated with

Also associated with

Rating

Ultra thin die electronic package does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Ultra thin die electronic package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ultra thin die electronic package will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4182037