Active solid-state devices (e.g. – transistors – solid-state diode – Responsive to non-electrical signal – Electromagnetic or particle radiation
Reexamination Certificate
2003-06-25
2004-07-13
Mulpuri, Savitri (Department: 2812)
Active solid-state devices (e.g., transistors, solid-state diode
Responsive to non-electrical signal
Electromagnetic or particle radiation
C257S448000, C250S214100
Reexamination Certificate
active
06762473
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to semiconductor photodiodes, and in particular, to the structures of high performance, back-illuminated photodiode arrays and the methods of fabricating such structures.
2. Prior Art
Conventional photodiode array structures are based on either front illuminated or back illuminated technologies.
FIG. 1
a
is a simplified cross section of an exemplary prior art front illuminated photodiode array and
FIG. 1
b
is a simplified cross section of an exemplary prior art back illuminated photodiode array. The substrate
1
may be either n-type or p-type material, with opposite conductivity type diffused regions
2
therein. This creates a p-on-n or n-on-p structure, respectively. The anode metal pads
3
for the p-on-n structure (the cathode contacts for the n-on-p structure) are always on the device front surface. The opposite polarity electrode is usually deposited (plated, sputtered, or evaporated) on the chip back side in the case of the front illuminated structure (see metal layer
4
,
FIG. 1
a
), or is made on the device front surface (see metal pads
4
,
FIG. 1
b
) using metallized through vias
6
,
7
in the case of the back illuminated structure. The blanket-type implantation
5
of the back surface of the die of the same conductivity type as the substrate improves both the charge collection efficiency and DC/AC electrical performance of the devices.
Each of the two approaches—the front illuminated and back illuminated structures—has its own advantages and disadvantages. For example, traditional front illuminated structures like that shown in
FIG. 1
a
allow building high performance photodiodes and photodiode arrays, but impose severe constraints on the metal run width. Those constraints limit a design of the front illuminating photodiode array to the use of either a smaller number of elements, or larger gaps between adjacent elements. Note that the metal runs should be accommodated in between adjacent diffusion areas
2
(see
FIG. 1
a
).
Back illuminated structures reported recently by several companies take advantage of solder bump technology to electrically connect elements of the array to an external substrate or PC board using the contacts (bumps) on the front surface of the structure. By utilizing solder bump technology, the metal interconnects, which usually reside on top of the active surface between the adjacent elements openings, may be moved to the substrate or PC board upon which the chip is mounted. Such an approach allows minimizing the gaps between adjacent elements of the array, at the same time allowing a virtually unlimited total number of elements. However, several drawbacks of the previously reported back illuminated structures limit their application:
1) First, these structures are usually fabricated using relatively thick wafers (>50 &mgr;m) and the resistivity of the material has to be high enough (>1000 Ohm-cm) to deplete the entire volume at zero bias, which is required for many applications;
2) Second, the application of a high resistivity material usually diminishes the photodiode performance with respect to the leakage current and shunt resistance;
3) Third, if a high resistivity material is not used, then the time response will be very long (micro seconds or even longer) because the time response would be determined by the diffusion processes rather than drift processes of the totally depleted structures;
4) Fourth, there are little or no structural features that isolate adjacent cells from each other within the entire thickness of the device, which results in relatively high cross-talk, especially at zero bias.
Summarizing, such parameters as the leakage current, shunt resistance, cross-talk, spectral sensitivity, and temporal response are of main concern for the prior art of back illuminated structures. Additionally, the handling of thin wafers (<50 &mgr;m thickness) in the wafer fabrication process is a matter of great concern by itself, and would become increasingly important with the further decrease of the wafer thickness.
REFERENCES:
patent: 6184100 (2001-02-01), Arai
patent: 6426991 (2002-07-01), Mattson et al.
patent: 6653164 (2003-11-01), Miida
patent: 2002/0020846 (2002-02-01), Pi et al.
patent: 2002/0058353 (2002-05-01), Merrill
patent: 2002/0148967 (2002-10-01), Iwanczyk et al.
patent: 2003/0209652 (2003-11-01), Fujii et al.
patent: 09321265 (1996-05-01), None
Derenzo, Stephen E., “Initial Characterization of a BGO-Photodiode Detector for High Resolution Positron Emission Tomography”, Feb. 1984, IEEE Transactions on Nuclear Science, vol. NS-31, No. 1, pp. 620-626.
Takahashi, Tetsuhiko et al., “Design of Integrated Radiation Detectors with a-Si Photodiodes on Ceramic Scintillators for use in X-Ray Computed Tomography”, Jun. 1990, IEEE Transactions on Nuclear Science, vol. 37, No. 3, pp. 1478-1482.
Burns, H. N. “Buck” et al., “Compact, 625-channel scannerless imaging laser radar receiver”, 1996, Proc. SPIE, vol. 2748, pp. 39-46.
Iwanczyk, J.S. et al., “Simulation and modelling of a new silicon X-ray drift detector design for synchrotron radiation applications”, 1996, Nuclear Instruments and Methods in Physics Research, Section A, vol. 380, pp. 288-294.
Kwa, Tommy A. et al., “Backside-Illuminated Silicon Photodiode Array for an Integrated Spectrometer”, May 1997, IEEE Transactions on Electron Devices, vol. 44, No. 5, pp. 761-765.
Holland, S.E. et al., “Development of Low Noise, Back-Side Illuminated Silicon Photodiode Arrays”, Jun. 1997, IEEE Transactions on Nuclear Science, vol. 44, No. 3, pp. 443-447.
Patt, B.E. et al., “High Resolution CsI(T1)/Si-PIN Detector Development for Breast Imaging”, Aug. 1998, IEEE Transactions on Nuclear Science, vol. 45, No. 4, pp. 2126-2131.
Vishay Semiconductors S268P Data Sheet, “Silicon PIN Photodiode Array”, May 20, 1999, Document No. 81538, pp. 1-5.
Detection Technology, Inc., “New Photodiode Array Products for Computer Tomography-Detectors”, News Bulletin for the Customers and Cooperation Partners, Winter 2000-2001.
Patt, B.E. et al., “Fast-Timing Silicon Photodetectors”, Jun. 2000, IEEE Transactions on Nuclear Science, vol. 47, No. 3, pp. 957-964.
Hamamatsu Photonics K.K., Solid State Division, “Si Photodiode Catalog”, Feb. 2002, pp. 1-25.
Tornai, Martin P. et al., “A novel silicon array designed for intraoperative charged particle imaging”, Nov. 2002, Medical Physics, vol. 29, No. 11, pp. 2529-2540.
Luhta, Randy et al., “Back Illuminated Photodiodes for Multislice CT”, Feb. 15-20, 2003, San Diego, California USA.
Bartley Eddie
Goushcha Alexander O.
Hicks Chris
Kalatsky Mark
Metzler Richard A.
Blakely , Sokoloff, Taylor & Zafman LLP
Mulpuri Savitri
Semicoa Semiconductors
LandOfFree
Ultra thin back-illuminated photodiode array structures and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Ultra thin back-illuminated photodiode array structures and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ultra thin back-illuminated photodiode array structures and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3235314