Amplifiers – Combined with automatic amplifier disabling switch means
Reexamination Certificate
2011-03-22
2011-03-22
Pascal, Robert (Department: 2817)
Amplifiers
Combined with automatic amplifier disabling switch means
C330S12400D
Reexamination Certificate
active
07911269
ABSTRACT:
An amplifier for operating at low, middle or high linearity modes, the amplifier comprising a first low noise amplifier (LNA) coupled to a second low noise amplifier for providing amplification; a first degeneration inductor coupled to the first LNA for providing impedance matching; a −g3generation block coupled to an output of the second LNA for canceling third-order transconductance distortion; and a first enabling/disabling component coupled to the output of the second LNA and aligned in parallel with the −g3generation block for operating at least one of the first and second LNAs at one of the low, middle or high linearity modes.
REFERENCES:
patent: 7301396 (2007-11-01), Johnson et al.
patent: 7474158 (2009-01-01), Yim et al.
patent: WO2008115907 (2008-09-01), None
Vladimir Aparin and Lawrence E. Larson, Fellow, Modified Derivative Superposition Method for Linearizing FET Low-Noise Amplifiers, IEEE, pp. 571-580, Feb. 2005.
Che-Sheng Chen et al: “A 2.5GHz 90nm CMOS Triple Gain Mode LNA for WiMAX Applications” Signals, Systems and Electronics, 2007. ISSSE ″07. International Symposium On, IEEE, PI, Jul. 1, 2007, pp. 367-369, XP031129290 ISBN: 978-1-4244-1448-2 p. 367, left-hand column, line 15—p. 368, right-hand column, line 11; figures 2-4.
International Search Report and Written Opinion - PCT/US2009/041041, International Search Authority - European Patent Office - Sep. 15, 2009.
Kumar S. et al: “Enhancement mode PHEMT low noise amplifier with LNA linearity control (IP3) and mitigated bypass switch” Radio Frequency Integrated Circuits (RFIC) Symposium, 2002 IEEE, [Online] Jun. 2, 2002, pp. 213-216, XP007909719 Retrieved from the Internet: URL:http://ieeexplore.ieee.org> [retrieved on Sep. 7, 2009] p. 213, left-hand column, line 20 - p. 215, left-hand column, line 4; figures Ka), kb).
Mujeeb A. et al: “Highly Linear CMOS low noise amplifier with IIP3 boosting technique” SOC Design Conference, 2008. ISOCC ″08. International, IEEE, Piscataway, NJ, USA, Nov. 24, 2008, pp. 1-414, XP031449530 ISBN: 978-1-4244-2598-3 p. 414, right-hand column, line 4 - p. 416, right-hand column, line 8, figures 1,2.
Narathong Chiewcharn
Sun Bo
Yang Zixiang
Nguyen Khiem D
Pascal Robert
Qualcomm Incorporated
Simon Darren M.
LandOfFree
Ultra low noise high linearity LNA for multi-mode transceiver does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Ultra low noise high linearity LNA for multi-mode transceiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ultra low noise high linearity LNA for multi-mode transceiver will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2629167