Active solid-state devices (e.g. – transistors – solid-state diode – Encapsulated
Patent
1995-01-20
1996-08-06
Crane, Sara W.
Active solid-state devices (e.g., transistors, solid-state diode
Encapsulated
257685, 257686, 257687, 257659, 257660, H01L 23552, H01L 2328, H01L 2302, H01L 2322
Patent
active
055436641
ABSTRACT:
An ultra-thin level-one integrated circuit package with improved moisture penetration characteristics manufactured using a transfer molded casing with metallic lamination layers is provided. Additionally, a method and apparatus for providing a multiple-element modular package including a plurality of such level-one packages in horizontal or vertical stack configuration is provided.
REFERENCES:
patent: 3614546 (1971-10-01), Avins
patent: 3746934 (1973-07-01), Stein
patent: 4103318 (1978-07-01), Schwede
patent: 4139726 (1979-02-01), Penrod et al.
patent: 4288841 (1981-09-01), Gogal
patent: 4437235 (1984-03-01), McIver
patent: 4521828 (1985-06-01), Fanning
patent: 4525921 (1985-07-01), Carson et al.
patent: 4630172 (1986-12-01), Stenerson et al.
patent: 4680617 (1987-07-01), Ross
patent: 4763188 (1988-08-01), Johnson
patent: 4823234 (1989-04-01), Konishi et al.
patent: 4829403 (1989-05-01), Harding
patent: 4855868 (1989-08-01), Harding
patent: 4862245 (1989-08-01), Pashby et al.
patent: 4862249 (1989-08-01), Carlson
patent: 4878106 (1989-10-01), Sachs
patent: 4884237 (1989-11-01), Mueller et al.
patent: 4953060 (1990-08-01), Lauffer et al.
patent: 4956694 (1990-09-01), Eide
patent: 4997517 (1991-03-01), Parthasarathi
patent: 5016138 (1991-05-01), Woodman
patent: 5214845 (1993-06-01), King et al.
patent: 5223739 (1993-06-01), Katsumata et al.
patent: 5394010 (1995-02-01), Tazawa et al.
"Elecronic Packaging and Interconnection Handbook", pp. 7.24-7.27, C. Harper.
Information allegedly written by Emory Garth regarding "Memory Stacks," Applicant received a facsimile from Emory Garth on Jan. 26, 1993, Applicant does not know when the information was written or its validity.
Catalog of Dense-Pac Microsystems, Inc. describing two products: DPS512X16A3 Ceramic 512K X 16 CMOS SRAM MODULE and DPS512X16AA3 High Speed Ceramic 512K X 16 CMOS SRAM MODULE, pp. 865-870.
"High Density Memory Packaging Technology High Speed Imaging Applications," Dean Frew, Texas Instruments Inc., SPIE vol. 1346 Ultrahigh- and High -Speed Photography, Photonics, and Velocimetry '90, pp. 200-209.
"Vertically-Integrated Package," Abstract, Alvin Weinberg, W. Kinzy Jones, IEEE, pp. 436-443.
"3D Interconnection For Ultra-Dense Multichip Modules," Abstract, Christin VAL, IEEE, pp. 540-547.
Clark Jhihan
Crane Sara W.
Staktek Corporation
LandOfFree
Ultra high density integrated circuit package does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Ultra high density integrated circuit package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ultra high density integrated circuit package will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2193134