Computer graphics processing and selective visual display system – Display driving control circuitry
Reexamination Certificate
2005-06-07
2005-06-07
Shankar, Vijay (Department: 2673)
Computer graphics processing and selective visual display system
Display driving control circuitry
C345S212000, C345S213000
Reexamination Certificate
active
06903733
ABSTRACT:
The image scaling memory system of the present invention eliminates the use of internal or external line memories by using an existing frame memory coupled with an input buffer and a plurality of output buffers for providing a vertical scalar with simultaneous parallel access to multiple lines of data. Additionally, the image scaling memory system of the present invention, including the frame memory, is embedded into an integrated circuit. Thus, the image scaling circuit of the present invention improves reliability, lowers cost, and improves silicon area usage. The frame memory is coupled to an input buffer at an input side and a plurality of output buffers at an output side. The plurality of output buffers is positioned between the frame memory and the vertical scalar. Each output buffer sequentially gains access to and transfers portions of image lines from the frame buffer. Each output buffer stores only a portion of an image line resulting in relatively small output buffers. The plurality of output buffers provides the vertical scalar with simultaneous parallel access to multiple lines of buffered digital image data. The frame memory preferably comprises DRAM that stores the image data such that row faults are minimized. The DRAM frame memory preferably includes at least two memory banks, each including a plurality of rows and a plurality of columns. The DRAM frame memory has multiple purposes including storing digital image data frames for sample rate conversion, as well as, storing bitmaps for access by an On Screen Display controller and storing microprocessor data for access by a microprocessor.
REFERENCES:
patent: 4020332 (1977-04-01), Crochiere et al.
patent: 4682301 (1987-07-01), Horiba et al.
patent: 5239628 (1993-08-01), Hasebe et al.
patent: 5285192 (1994-02-01), Johary et al.
patent: 5335296 (1994-08-01), Larkin et al.
patent: 5355328 (1994-10-01), Arbeiter et al.
patent: 5608425 (1997-03-01), Movshovich
patent: 5650955 (1997-07-01), Puar et al.
patent: 5703806 (1997-12-01), Puar et al.
patent: 5767916 (1998-06-01), West
patent: 5790096 (1998-08-01), Hill, Jr.
patent: 5805233 (1998-09-01), West
patent: 5900917 (1999-05-01), Yanai et al.
patent: 6125199 (2000-09-01), Sato et al.
patent: 6175592 (2001-01-01), Kim et al.
patent: 6204887 (2001-03-01), Hiroi
patent: 6339434 (2002-01-01), West et al.
patent: 6611260 (2003-08-01), Greenberg et al.
TRW LSI Products Inc.; CMOS Image Resampling Sequencer; 11/90; Rev. F 40G05061 (pp. 21-39).
TRW LSI Products Inc.; CMOS Image Resampling Sequencer; 11/90; Rev. F 40G05061 (pp. 21-39).
Greenberg Robert Y.
West Michael G.
Marger & Johnson & McCollom, P.C.
Pixelworks, Inc.
Shankar Vijay
LandOfFree
Ultra-high bandwidth multi-port memory system for image... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Ultra-high bandwidth multi-port memory system for image..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ultra-high bandwidth multi-port memory system for image... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3513463