Two state leading zero/one anticipator (LZA)

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

36471504, G06F 700

Patent

active

054935202

ABSTRACT:
An apparatus and method for anticipating leading zeros/ones used in normalizing the results of a full adder. The propagate (P), generate (G) and zero (Z) states of the two inputs to the adder are combined in two stages of logic to derive a pair of state outputs L.phi.S and L1S which fully specify by respective bit strings the leading zero and leading one conditions of the output from the adder. The two state bit strings, one representing the leading zero evaluation and the second representing the leading one evaluation, are then compared to determine which one of the two is applicable, correspondingly indicating whether the adder result is a positive or a negative value, and the number of leading bit positions requiring shifted removal during the normalization process. The leading 0/1 anticipator according to the present invention lends itself to high speed and low device count circuit implementations.

REFERENCES:
patent: 4777613 (1988-10-01), Shahan et al.
patent: 4866651 (1989-09-01), Bleber et al.
patent: 4926369 (1990-05-01), Hokenek et al.
patent: 4969118 (1990-11-01), Montoye et al.
patent: 4979141 (1990-12-01), Gelinas et al.
patent: 5181186 (1990-01-01), Al-Ofi
patent: 5204825 (1990-04-01), Ng
patent: 5282156 (1994-01-01), Miyoshi et al.
patent: 5317527 (1994-05-01), Britton et al.
patent: 5343413 (1994-08-01), Inoue
IBM Technical Disclosure Bulletin, vol. 32, No. 4B, Sep. 1989, pp. 393-394, Unnormalized Number Handling in a Floating-Point Unit Second-Generation RISC Floating Point with Multiply-Add Fused, 1990 IEEE Journal of Solid-State Circuits, vol. 25, No. 5, Oct. 1990, pp. 1207-1213, Hokenek E et al.
IBM J. Res. Develop, Jan. 1990, "Leading-Zero Anticipator (LZA) in the IBM RISC System/6000 Floating-Point Execution Unit", E. Hokenek et al, pp. 71-77.
Electron. Letters, UK, Feb. 1993, "Algorithmic Design of a Hierarchical and Modulator Leading Zero Detector Circuit", V. G. Oklobdzija, vol. 29, No. 3, pp. 283-284.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Two state leading zero/one anticipator (LZA) does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Two state leading zero/one anticipator (LZA), we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Two state leading zero/one anticipator (LZA) will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1361421

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.