Patent
1996-01-22
1999-10-05
An, Meng-Ai T.
39520055, 3952008, G06F 1300
Patent
active
059637196
ABSTRACT:
An intermodule network bus architecture using only two bus wires to transmit data and module state information. A two-pin bus interface in each network module connected to the bus provides for a distributed arbitration procedure in the event that two or more modules are competing for bus access, and provides a coding scheme under which both data signals and collision announcements are transmitted from module to module through the two-wire bus. The architecture handles multiple distributed repeater modules, as well as other network components such as bridges and routers connected to the same bus. An important aspect of the invention is that multiple bus interfaces function as a distributed state machine, to handle the arbitration process and to provide a consistent framework for detecting and processing data signals and various types of collisions, including receive collisions detected on a single local module port, and transmit collisions involving activity on multiple local ports of one or more modules.
REFERENCES:
patent: 4418386 (1983-11-01), Vrielink
patent: 5301303 (1994-04-01), Abraham et al.
patent: 5430762 (1995-07-01), Vijeh et al.
patent: 5452308 (1995-09-01), Kaminski et al.
Fite Elaine H.
Fite, Jr. David B.
Salett Ron
An Meng-Ai T.
Cabletron Systems Inc.
Davis Jr. Walter D.
LandOfFree
Two-pin distributed ethernet bus architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Two-pin distributed ethernet bus architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Two-pin distributed ethernet bus architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1181404