Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate
2011-07-19
2011-07-19
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Logic design processing
C716S136000
Reexamination Certificate
active
07984402
ABSTRACT:
A multi-pass method of implementing a testbench can include, during a pre-processing pass, randomly selecting a configuration of the testbench and generating configuration data specifying the randomly selected configuration of the testbench. During a subsequent processing pass, the method can include compiling the testbench in accordance with the configuration data. Simulation can be performed using the testbench.
REFERENCES:
patent: 5784594 (1998-07-01), Beatty
patent: 5923867 (1999-07-01), Hand
patent: 6477683 (2002-11-01), Killian et al.
patent: 6493852 (2002-12-01), Narain et al.
patent: 6618839 (2003-09-01), Beardslee et al.
patent: 6701501 (2004-03-01), Waters et al.
patent: 6721922 (2004-04-01), Walters et al.
patent: 6725432 (2004-04-01), Chang et al.
patent: 6728936 (2004-04-01), Watkins
patent: 6876941 (2005-04-01), Nightingale
patent: 7024345 (2006-04-01), Stamm et al.
patent: 7069526 (2006-06-01), Schubert et al.
patent: 7219315 (2007-05-01), Stoye et al.
patent: 7225416 (2007-05-01), Pritchard et al.
patent: 7246332 (2007-07-01), Likovich et al.
patent: 7373619 (2008-05-01), Johnson
patent: 7444257 (2008-10-01), Houlihane
patent: 7467364 (2008-12-01), Hekmatpour
patent: 2002/0108094 (2002-08-01), Scurry
patent: 2003/0145290 (2003-07-01), Devins et al.
patent: 2003/0217341 (2003-11-01), Rajsuman et al.
patent: 2003/0226124 (2003-12-01), Marschner et al.
patent: 2004/0010401 (2004-01-01), Davis et al.
patent: 2004/0143801 (2004-07-01), Waters et al.
patent: 2005/0144585 (2005-06-01), Daw et al.
patent: 2006/0007945 (2006-01-01), Schoettle et al.
patent: 2006/0101309 (2006-05-01), Mohiuddin et al.
patent: 2009/0146832 (2009-06-01), Ebert et al.
U.S. Appl. No. 11/344,477, filed Jan. 31, 2006, Edwards.
U.S. Appl. No. 11/131,750, filed May 18, 2005, Secatch.
GDA Technologies, Inc., “Configurable UAR” Product Brief, Aug. 2003, v. 1.0, available from GDA Technologies, Inc., 1010 Rincon Circle, San Jose, California 95131.
Cuenot Kevin T.
Dinh Paul
Maunu LeRoy D.
Xilinx , Inc.
LandOfFree
Two-pass method for implementing a flexible testbench does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Two-pass method for implementing a flexible testbench, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Two-pass method for implementing a flexible testbench will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2668880