Two-layer electrical substrate for optical devices

Active solid-state devices (e.g. – transistors – solid-state diode – Responsive to non-electrical signal – Electromagnetic or particle radiation

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S081000, C257S098000, C257S099000, C257S691000, C385S089000, C385S014000, C385S131000

Reexamination Certificate

active

07432575

ABSTRACT:
A high performance and small-scale circuitry substrate is described. The circuitry substrate includes a dielectric layer, a return plane attached to a bottom surface of the dielectric layer, and a plurality of return paths (ground) and signal lines that are attached to a top surface of the dielectric layer. The return paths on the top surface are connected to the return plane on the bottom surface by wrapping around at least one edge of the dielectric material. Return paths on the top layer can also separate each pair or adjacent signal lines. The circuitry substrate can be advantageously used to form an optoelectronic module.

REFERENCES:
patent: 5019673 (1991-05-01), Juskey et al.
patent: 5139969 (1992-08-01), Mori
patent: 5352926 (1994-10-01), Andrews
patent: 5579208 (1996-11-01), Honda et al.
patent: 5608262 (1997-03-01), Degani et al.
patent: 5723369 (1998-03-01), Barber
patent: 5726079 (1998-03-01), Johnson
patent: 5790384 (1998-08-01), Ahmad et al.
patent: 5798567 (1998-08-01), Kelly et al.
patent: 5949135 (1999-09-01), Washida et al.
patent: 6043430 (2000-03-01), Chun
patent: 6081026 (2000-06-01), Wang et al.
patent: 6087713 (2000-07-01), Haruta
patent: 6160705 (2000-12-01), Stearns et al.
patent: 6236109 (2001-05-01), Hsuan et al.
patent: 6258630 (2001-07-01), Kawahara
patent: 6316837 (2001-11-01), Song
patent: 6316838 (2001-11-01), Ozawa et al.
patent: 6777791 (2004-08-01), Leighton et al.
patent: 6794743 (2004-09-01), Lamson et al.
patent: 2001/0013645 (2001-08-01), King et al.
patent: 60-202956 (1985-10-01), None
patent: 08-125066 (1996-05-01), None
S. Savastiouk, Ph.D., et al. “3-D stacked wafer-level packaging”, Mar. 2000,Advanced Packaging, pp. 28-34.
National Semiconductor, “Packaging Databook”,1993 National Semiconductor, pp. v-xi to 1-3 to 1-4, 3-1 to 3-20, 3-30 to 3-31, 3-62 to 3-69. Please note: The year of publication is sufficiently earlier than the effective U.S. filing date so that the particular month of publication is not in issue.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Two-layer electrical substrate for optical devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Two-layer electrical substrate for optical devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Two-layer electrical substrate for optical devices will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4005435

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.