Static information storage and retrieval – Associative memories – Ferroelectric cell
Patent
1996-11-08
1998-12-29
Fears, Terrell W.
Static information storage and retrieval
Associative memories
Ferroelectric cell
36523001, G11C 1300, G11C 1500
Patent
active
058547606
ABSTRACT:
A two-dimensional PE (processing element) array that can achieve a small amount of hardware, short transfer time and high flexibility. It includes q.times.r CAMs, where q and r are any integers equal to or greater than two, and hit-flag lines. Each CAM has one-dimensionally arrayed w words, a hit-flag register capable of shift up and shift down, and an upper shift I/O port and a lower shift I/O port for inputting from and outputting to outside the contents of the hit-flag register. Each of the hit-flag lines connects the lower-shift I/O port of one of two horizontally adjacent CAMs with the upper-shift I/O port of the other of the two. The w words are arranged in m rows and n columns and are connected in a zigzag, and each word is assigned to a PE that performs various types of logical and arithmetic operations.
REFERENCES:
Artificial Intelligence and Computer Vision, Proceedings of the Israeli Conference, 1991, pp. 441-453, XP000601131, A.J. Akerib et al., "Real Time Associative Vision Machine", p. 442, line 5, p. 444, line 15; Figures 1,2.
Proceedings of the International Conference on Application Specific Array Processors, Princeton, Sep. 5-7, 1990, No. Conf. 4 Sep. 5, 1990, Sun Yuan Kung, J. Fortes, E. Swartzlander, Wojtek Przytula K., pp. 414-425, XP000245120, A.P. Marriott, "Towards the Automated Design of Application Specific Array Processors (ASAPS)", p. 414, line 1, p. 421, line 3.
IEEE Journal of Solid-State Circuits, vol. 27, No. 12, Dec. 1, 1992, pp. 1927-1933, XP000329045, Tadato Yamagata, et al., "A 288-KB Fully Parallel Content Addressable Memory Using a Stacked Capacitor Cell Structure", p. 1929, paragraph A, p. 1930, figure 5.
IEE Micro, vol. 12, No. 3, Jun. 1, 1992, pp. 31-41, XP000277660 F.P. Herrmann, et al., "A Dynamic Associative Processor for Machine Vision Applications", the whole document.
Symposium on VLSI Circuits, Diges of Technical Papers, Honolulu, Jun. 9-11, 1994, Jun. 9, 1994, Institute of Electrical and Electronics Engineers, p. 99/100 XP000501041, F.P. Herrmann, et al., "A 256-Element Associative Parallel Processor" p. 99, right-hand col., line 1, p. 100, left-hand col., line 3.
Algorithms and Applications, Pennsylvania, Aug. 8-12, 1989, vol. 3, Aug. 8, 1989, F. Ris, P.M. Kogge, pp. III48-55, XP000078438.
B.D. Alleyne, et al., "Image Block Transformations in a Partitioned Parallel Associative Processor", p. III-48, right-hand col., line 18, p. III-50, right-hand col. line 1, figure 1.
IEEE Micro, vol. 12, No. 3, Jun. 1, 1992, pp. 42-55, XP00027766 R. Storer, et al., An Associative Processing Module for A Heterogeneous Vision Architecture, the whole document.
VLSI Design and Cad, Singapore, Jun. 11-14, 1991, vol. 4 of 5, Jun. 11, 1991, Institute of Electrical and Electronics Engineers, pp. 236302366, XP000302882, M.M. Hassoun, "Design, Implementation and Evaluation of a VLSI High Speed Array Processor for Real-Time Image Processing Morphology Operations", the whole document.
"Gray Scale Morphology using 2-D Cellular Automata: CAM.sup.2 ", D-381, p. 384, Takeshi Ikenaga, Takeshi Ogura, NTT LSI Laboratories.
"Discrete-Time CNN using highly parallel 2-D cellular automata CAM.sup.2 ", 5M-5, pp. 2-209-2-210, Takeshi Ikenaga, Takeshi Ogura, NTT System Electronics Laboratories.
"Morphology using two-dimensional Cellular Automata: CAM.sup.2 ", D497, p. 285, Takeshi Ikenaga, Takeshi Ogura, NTT LSI Laboratories.
"Highly parallel type two-dimensional Cellular Automata: CAM.sup.2 ", 5L-7, pp. 6-155-6-156, Takeshi Ikenaga, Takeshi Ogura, NTT LSI Laboratories.
"Neural Network Algorithms on a Highly Parallel Associative Processor", CPSY91-44, pp. 15-22, Takeshi Ogura, Jiro Naganuma, NTT LSI Laboratories.
"CAM.sup.2 : A Highly-parallel 2-D Cellular Automata Architecture", The Institute of Electronics, Information and Communication Engineers, Technical Report of IEICE, ICD96-15, CPSY96-1, FTS96-15 (1996-04), Takeshi Ikenaga, Takeshi Ogura, NTT LSI Laboratories.
Chua, L.O., et al., "Cellular Neural Networks: Theory", IEEE Trans. on Circuits and Systems, vol. 35, No. 10, Oct. 1988.
Ogura, T., et al., "A 20-kbit Associative Memory LSI for Artificial Intelligence Machines", IEEE J. Solid-State Circuits, vol. 24, No. 4, pp. 1014-1020, Aug. 1989.
P. Maragos, "Tutorial on advances in morphological image processing and analysis", Optical Engineering, vol. 26, No. 7, 1987.
Ikenaga Takeshi
Ogura Takeshi
Fears Terrell W.
Nippon Telegraph and Telephone Corporation
LandOfFree
Two-dimensional PE array, content addressable memory, data trans does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Two-dimensional PE array, content addressable memory, data trans, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Two-dimensional PE array, content addressable memory, data trans will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1428543