Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Patent
1997-01-31
1999-10-12
Palys, Joseph E.
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
708400, 708401, G06F 1714
Patent
active
059648244
ABSTRACT:
The invention provides a high speed two-dimensional discrete cosine transform circuit which can reduce the number of addition operations for rounding to one time. The two-dimensional IDCT circuit calculates M.times.N-point two-dimensional inverse discrete cosine transforms wherein M.times.N is equal to 2.sup.2n, and includes an M.times.N two-dimensional IDCT operator for calculating two-dimensional inverse discrete cosine transforms as matrix vector products of a transform matrix of MN rows and MN columns and MNth-order input vectors, a shift operator for shifting results of the calculation of the M.times.N two-dimensional IDCT operator rightwardly, and an adder for adding 2.sup.n-2 to a discrete cosine coefficient from among discrete cosine transform coefficients to be inputted to the M.times.N two-dimensional IDCT operator. An output signal of the shift operator is outputted as a circuit output signal of the two-dimensional IDCT circuit.
REFERENCES:
patent: 5028877 (1991-07-01), Muller et al.
patent: 5029122 (1991-07-01), Uetani
patent: 5216516 (1993-06-01), Tanaka et al.
patent: 5262958 (1993-11-01), Chui et al.
patent: 5285402 (1994-02-01), Keith
patent: 5299025 (1994-03-01), Shirasawa
patent: 5345408 (1994-09-01), Hoogenboom
patent: 5438591 (1995-08-01), Oie et al.
patent: 5477469 (1995-12-01), Motomura
patent: 5629882 (1997-05-01), Iwata
patent: 5671169 (1997-09-01), Huang
patent: 5764553 (1998-06-01), Hong
patent: 5768167 (1998-06-01), Kuroda
Kuroda, "A Study on Fast 2D (I)DCT Algorithm", Proceedings of the 1995 Engineering Sciences Society Conference of IEICE, (1995), p. 88.
Feig, "Fast Algorithms for the Discrete Cosine Transform", IEEE Transactions on Signal Processing, vol. 40, No. 9, (1992), pp. 2174-2193.
Kuroda Ichiro
Murata Eri
Mai Rijue
NEC Coporation
Palys Joseph E.
LandOfFree
Two-dimensional IDCT circuit with input adder out output shifter does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Two-dimensional IDCT circuit with input adder out output shifter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Two-dimensional IDCT circuit with input adder out output shifter will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-647684