Patent
1996-12-20
1998-11-24
Bowler, Alyssa H.
39580012, 39580013, G06F 1300
Patent
active
058420347
ABSTRACT:
A parallel processor array with a two-dimensional crossbar switch architecture. Individual processing elements are configured as clusters of processors, wherein the individual processing elements within each cluster are interconnected by a two dimensional cluster network of crossbar switch elements. The clusters are interconnected via a two dimensional array network of crossbar switch elements, supporting high-bandwidth inter-processor data shuffles that characterize parallel implementations of sensor processing problems. Input data is supplied directly into the array network of crossbar switch elements, which allows an optimal initial partitioning of the data set among the processing elements. The array architecture supports a virtual array sizing, where the processor array can be treated as a variable sized array with dimensions that are software controllable, selectable to match system characteristics.
REFERENCES:
patent: 5058001 (1991-10-01), Li
patent: 5133073 (1992-07-01), Jackson et al.
patent: 5157785 (1992-10-01), Jackson et al.
patent: 5485627 (1996-01-01), Hillis
patent: 5566342 (1996-10-01), Denneau et al.
Bolstad Gregory L.
Reed Christopher W.
Robie Charles J.
Alkov Leonard A.
Bowler Alyssa H.
Lenzen, Jr. Glenn H.
Monestime Mackly
Raytheon Company
LandOfFree
Two dimensional crossbar mesh for multi-processor interconnect does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Two dimensional crossbar mesh for multi-processor interconnect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Two dimensional crossbar mesh for multi-processor interconnect will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1713598