Two-bit per I/O line write data bus for DDR1 and DDR2...

Details Two-bit per I/O line write data bus for DDR1 and DDR2... Two-bit per I/O line write data bus for DDR1 and DDR2...

2005-07-08

2008-03-25

Hur, J. H. (Department: 2824)

Static information storage and retrieval

Addressing

Sync/clocking

C365S194000, C365S198000, C365S219000, C365S193000, C365S189050

Reexamination Certificate

active

07349289

ABSTRACT:
A data bus circuit for an integrated circuit memory includes a 4-bit bus per I/O pad that is used to connect the memory with an I/O block, but only two bits per I/O are utilized for writing. Four bits per I/O pad are used for reading. At every falling edge of an input data strobe, the last two bits are transmitted over the bus, which eliminates the need for the precise counting of input data strobe pulses. The data bus circuit is compatible with both DDR1 and DDR2 operating modes.

REFERENCES:
patent: 4394753 (1983-07-01), Penzel
patent: 6011737 (2000-01-01), Li et al.
patent: 6115321 (2000-09-01), Koelling et al.
patent: 6275441 (2001-08-01), Oh
patent: 6285578 (2001-09-01), Huang
patent: 6515914 (2003-02-01), Keeth et al.
patent: 6600691 (2003-07-01), Morzano et al.
patent: 6621747 (2003-09-01), Faue
patent: 6708255 (2004-03-01), Yi
patent: 7016235 (2006-03-01), Faue et al.
patent: 7133324 (2006-11-01), Park et al.
patent: 7196962 (2007-03-01), Lee
patent: 2004/0264260 (2004-12-01), Kono

Affiliated with

Also associated with

Rating

Two-bit per I/O line write data bus for DDR1 and DDR2... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Two-bit per I/O line write data bus for DDR1 and DDR2..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Two-bit per I/O line write data bus for DDR1 and DDR2... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3960876