Turbo decoder using parallel processing

Details Turbo decoder using parallel processing Turbo decoder using parallel processing

2006-05-30

2006-05-30

Baker, Stephen M. (Department: 2133)

Data processing: presentation processing of document, operator i

Operator interface

Computer supported collaborative work between plural users

C714S780000, C714S792000

Reexamination Certificate

active

07055102

ABSTRACT:
A method of decoding using a log posterior probability ratio L(uk), which is a function of forward variable α (.) and backward variable β (.). The method comprises dividing the forward variable α (.) and the backward variable β (.) into, for example, two segments p and q, where p plus q equal the length of the code word U. The forward segments α (.) are parallel calculated, and the backward segments β (.) are parallel calculated. The ratio L(uk) is calculated using the parallel calculated segments of α (.) and β (.).

REFERENCES:
patent: 6145114 (2000-11-01), Crozier et al.
patent: 6292918 (2001-09-01), Sindhushayana et al.
patent: 6304995 (2001-10-01), Smith et al.
patent: 6343368 (2002-01-01), Lerzer
patent: 6377610 (2002-04-01), Hagenauer et al.
patent: 6484283 (2002-11-01), Stephen et al.
patent: 6563877 (2003-05-01), Abbaszadeh
patent: 6715120 (2004-03-01), Hladik et al.
patent: 6754290 (2004-06-01), Halter
patent: 6760879 (2004-07-01), Giese et al.
patent: 6813743 (2004-11-01), Eidson
patent: 6829313 (2004-12-01), Xu
patent: 6856657 (2005-02-01), Classon et al.
patent: 6865711 (2005-03-01), Arad et al.
patent: 2001/0046269 (2001-11-01), Gatherer et al.
patent: 2002/0118776 (2002-08-01), Blankenship et al.
patent: WO 00/59118 (2000-10-01), None
Yoon, S. et al.: “A parallel MAP algorithm for low latency turbo decoding,” IEEE Communications Letters, vol. 6, No. 7, pp. 288-290 (Jul. 2002).
Youyun, X. et al.: “VLSI design and implementation of WCDMA channel decoder,” Proc. of Canadian Conference on Electrical and Computer Engineering 2001, Toronto, Canada, vol. 1, pp. 241-245 (May 2001).
Akella, R. et al.: “On the parallel MAP algorithm,” Proc. of 2001 IEEE 4thWorkshop on Multimedia Signal Processing, Cannes, France, pp. 371-376 (Oct. 2001).
Worm, A. et al.: “VLSI architectures for high-speed MAP decoders,” Proc. of 14thInt'l Conference on VLSI Design, Bangalore, India, pp. 446-453 (Jan. 2001).
Hunt, A. et al.: “Performance degradation as a function of overlap depth when using sub-block processing in the decoding of turbo codes,” Proc. of 6thInt'l Mobile Satellite Conference 1999, Ottawa, Canada, pp. 276-280 (Jun. 1999).
Hsu, J. et al.: “A parallel decoding scheme for turbo codes,” Proc. of the 1998 IEEE Int'l Symposium on Circuits and Systems, vol. 1, pp. 445-448 (May 1998).
S. Pietrobon, “Implementation and Performance of a Turbo/MAP Decoder”.
M.C. Valenti and J. Sun, “The UMTS Turbo Code and an Efficient Decoder Implementation Suitable for Software-Defined Radios,”International Journal of Wireless Information Networks, vol. 8, No. 4, Oct. 2001 (© 2002).

Affiliated with

Also associated with

Rating

Turbo decoder using parallel processing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Turbo decoder using parallel processing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Turbo decoder using parallel processing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3574706