Static information storage and retrieval – Floating gate – Disturbance control
Reexamination Certificate
2005-07-05
2005-07-05
Lebentritt, Michael S. (Department: 2824)
Static information storage and retrieval
Floating gate
Disturbance control
C365S185030, C365S185210, C365S185100
Reexamination Certificate
active
06914812
ABSTRACT:
A floating gate circuit has a level shift circuit. The floating gate circuit includes: a floating gate; a first and second tunnel device formed respectively between a first and second tunnel electrode; a first circuit coupled to the floating gate for generating an output voltage at an output terminal; a level shift circuit having a third tunnel device coupled between the output terminal and the first tunnel electrode; and a second circuit for causing a first current to flow through the first and second tunnel devices and for causing a second current to flow through the third tunnel device. The floating gate circuit then settles to a steady state condition during the set mode such that the first and second currents are approximately equal and the floating gate voltage and the output voltage are approximately equal.
REFERENCES:
patent: 4935702 (1990-06-01), Mead et al.
patent: 4953928 (1990-09-01), Anderson et al.
patent: 4980859 (1990-12-01), Guterman et al.
patent: 5059920 (1991-10-01), Anderson et al.
patent: 5095284 (1992-03-01), Mead
patent: 5166562 (1992-11-01), Allen et al.
patent: 5629891 (1997-05-01), LeMoncheck et al.
patent: 5875126 (1999-02-01), Minch et al.
patent: 5898613 (1999-04-01), Diorio et al.
patent: 5986927 (1999-11-01), Minch et al.
patent: 6297689 (2001-10-01), Merrill
Fowler, et al., “Electron Emission in Intense Electric Fields”,Royal Soc. Proc., A, vol. 119 (1928).
Lenzlinger, et al., “Fowler-Nordheim Tunneling into Thermally Grown SiO2”, Applied Physics, Vo. 40, No. 1 (Jan. 1969).
Carley, “Trimming Analog Circuits Using Floating-Gate Analog MOS Memory”, IEEE Journal of Solid-State Circuits, vol. 24, No. 6 (Dec. 1989).
Hasler, et al. “Adaptive Circuits Using pFET Floating-Gate Devices”, pp. 1-15 (undated).
Figueroa, et al., “A Floating-Gate Trimmable High Resolution DAC in Standard 0.25μm CMOS”, Nonvolatile Semiconductor Memory Workshop, pp. 46-47 (Aug. 2001).
Coudert Brothers LLP
Hur J. H.
Intersil America Inc.
Lebentritt Michael S.
LandOfFree
Tunnel device level shift circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Tunnel device level shift circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tunnel device level shift circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3398824