Tuning circuit with provisions for reducing pulse width jitter

Details Tuning circuit with provisions for reducing pulse width jitter Tuning circuit with provisions for reducing pulse width jitter

1978-08-21

1980-05-20

Grimm, Siegfried H.

Oscillators

Automatic frequency stabilization using a phase or frequency...

Afc with logic elements

331 25, 307227, 207228, 307359, 324 99D, 328147, 455179, H03B 304, H03K 402, H03K 408, G01R 1706

Patent

active

042041732

ABSTRACT:
A timing circuit useful in measurement and control applications includes a comparator for generating an output pulse having a duration dependent on when the magnitude of a ramp-like input signal exceeds the magnitude of a DC input signal. The output pulse is coupled to a low pass filter for generating a correction signal having a magnitude proportional to the time duration of the output pulse. The correction signal is coupled to offset circuitry to shift one of the input signals relative to the other to compensate for jitter or short term variations in the duration of the output signal.

REFERENCES:
patent: 4097810 (1978-06-01), Aschwanden
Jacob Millman and Herbert Taub, "Pulse, Digital and Switching Waveforms", McGraw-Hill, 1965, pp. 674-675.
Hermann Schmid, "An Electronic Design Practical Guide to A/D Conversion, Part 2", Electronic Design, Dec. 19, 1968; pp. 58-61.

Affiliated with

Also associated with

Rating

Tuning circuit with provisions for reducing pulse width jitter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Tuning circuit with provisions for reducing pulse width jitter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tuning circuit with provisions for reducing pulse width jitter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-451693