Tunable high-speed frequency divider

Details Tunable high-speed frequency divider Tunable high-speed frequency divider

2008-03-25

2008-03-25

Le, Dinh T. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S147000

Reexamination Certificate

active

11170933

ABSTRACT:
A locking range of a current mode logic (CML) frequency divider circuit is tunable by dynamically adjusting a tail current of the frequency divider circuit according to a control signal. The control signal may be based on at least one control signal coupled to tune a controllable oscillator. The control signal may be based on a frequency of an output of a voltage controlled oscillator coupled to the frequency divider. The control signal may be based on the voltage swing of an output of a voltage controlled oscillator coupled to the frequency divider. The control signal may be based on an output of the frequency divider circuit.

REFERENCES:
patent: 4730349 (1988-03-01), Wilhelm et al.
patent: 5430336 (1995-07-01), Katakura
patent: 5945858 (1999-08-01), Sato
patent: 6285262 (2001-09-01), Kuriyama
patent: 6522711 (2003-02-01), Wakada et al.
patent: 6545517 (2003-04-01), Asam
patent: 6597212 (2003-07-01), Wang et al.
patent: 7109764 (2006-09-01), Sakamoto et al.
patent: 2005/0248410 (2005-11-01), Su
patent: 406197011 (1994-07-01), None
Rategh, Hamid R., and Lee, Thomas H., “Superharmonic Injection Locked Oscillators as Low Power Frequency Dividers”, Center for Integrated Systems, Stanford University, <downloaded from http://www-smirc.stanford.edu/%7Ehamid/papers/vlsi98s-Hamid.pdf on Jul. 29, 2005> 21 pages.
Rategh, Hamid R. and Lee, Thomas H., “Superharmonic Injection Locked Oscillators as Low Power Frequency Dividers”, Symp. VLSI Circuits Dig. Tech. Papers, Jun. 1998, pp. 4 pages.
Razavi, Behzad et al., “Design of High-Speed, Low-Power Frequency Dividers and Phase-Locked Loops in Deep Submicron CMOS”, IEEE Journal of Solid-State Circuits, vol. 30, No. 2, Feb. 1995, pp. 101-109.
Razavi, Behzad, “A Study of Injection Locking and Pulling in Oscillators”, IEEE Journal of Solid-State Circuits, vol. 39, No. 9, Sep. 2004, pp. 1415-1424.
Rategh, Hamid R. et al., “A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5-GHz Wirless LAN Receiver”, IEEE Journal on Solid-State Circuits, vol. 35, No. 5, May 2000, pp. 780-787.
Rategh, Hamid R. and Lee, Thomas H., “Superharmonic Injection-Locked Frequency Dividers”, IEEE Journal of Solid-State Circuits, vol. 34, No. 6, Jun. 1999, pp. 813-821.
Lee, JRI and Razavi, Behzad, “A 40-GHz Frequency Divider in 0.18-μm CMOS Technology”, IEEE Journal of Solid-State Circuits, vol. 39, No. 4, Apr. 2004, pp. 594-601.
Betancourt-Zamora, Rafael J. et al., “1-GHz and 2.8-GHz CMOS Injection-locked Ring Oscillator Prescalers”, Allen Center for Integrated Systems, Stanford University, <downloaded from http://smirc.stanford.edu/papers/VLSI01p-raf.pdf on Jul. 29, 2005>, 4 pages.
Heydari, Payam and Mohanavelu, Ravindran, “Design of Ultrahigh-Speed Low-Voltage CMOS CML Buffers and Latches”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, No. 10, Oct. 2004, pp. 1081-1093.
Fang, Wen et al., “An Analytical Maximum Toggle Frequency Expression and Its Application to Optimizing High-Speed ECL Frequency Dividers”, IEEE Journal of Solid-State Circuits, vol. 25, No. 4, Aug. 1990, pp. 920-931.
Fei, Louis Fan, “Frequency divider design strategies”, <downloaded from http://rfdesign.com/mag/503rfdfl.pdf on Jul. 29, 2005>, Mar. 2005, 4 pages.
Heydari, Payam, “Design Issues in Low-Voltage High-Speed Current-Mode Logic Buffers”, Department of Electrical Engineering and Computer Science, <downloaded from http:/
ewport.eecs.uci.edu/˜payam/S2-2-heydari.pdf on Jul. 29, 2005>, pp. 21-26.
Mohanavelu, Ravindran and Heydari, Payam, “A Novel Ultra High-Speed Flip-Flop-Based Frequency Divider”, <downloaded from http:/
ewport.eecs.uci.edu/˜payam/FF—Divider—ISCAS04.pdf on Jul. 29, 2005>, 4 pages.
Singh, Ullas and Green, Michael, “Dynamics of High-Frequency CMOS Dividers”, Circuits and Systems, 2002, IEEE International Symposium, vol. 5, pp. V-421 through V-424.

Affiliated with

Also associated with

Rating

Tunable high-speed frequency divider does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Tunable high-speed frequency divider, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tunable high-speed frequency divider will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3924487