Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1989-07-07
1990-11-13
Miller, Stanley D.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307570, 307542, H03K 19013, H03K 1704, H03K 19092, H03K 1716
Patent
active
049704141
ABSTRACT:
A TTL-level-output interface circuit includes a biCMOS inverter coupled between a voltage supply terminal and a ground terminal; a first npn transistor coupled between the voltage supply terminal and a TTL interface terminal and a second npn transistor connected in series with the first npn transistor between the TTL interface terminal and the ground terminal; an n.phi. network coupled between the TTL output terminal and the base of the second npn transistor by an n-channel MOSFET, which has its gate connected to the inverter input terminal. When a high input signal is applied to the inverter input terminal, the n-channel MOSFET couples the n.phi. network to the base of the second npn transistor, in order both to limit the base current of the second npn transistor in order to prevent saturation of the second npn transistor, and to enable current to be conducted to the base of the second npn transistor 56 through the n.phi. network from a load connected to the TTL output terminal, for enabling the second npn transistor to conduct current from the TTL interface terminal to the ground terminal. A p-channel MOSFET is coupled between the voltage supply terminal and the junction of the n.phi. network with the n-channel MOSFET. The p-channel MOSFET has its gate connected to the inverter output terminal and functions as a switchable current source for providing a minimum base current to the second npn transistor if there is no load connected to the TTL output terminal when a high input signal is applied at the inverter input terminal.
REFERENCES:
patent: 4713561 (1987-12-01), Yamada
patent: 4779014 (1988-10-01), Masuoka et al.
patent: 4794280 (1988-12-01), Van Tran
patent: 4883979 (1989-11-01), Tran
patent: 4883988 (1989-11-01), Ide et al.
patent: 4890018 (1989-12-01), Fukushi et al.
patent: 4902914 (1990-02-01), Masuoka
patent: 4906866 (1990-03-01), Alexander et al.
patent: 4906868 (1990-03-01), Maki et al.
Nakashiba et al., "A Subnanosecond Bi--CMOS GateArray Family", IEEE 1986 Custom Integrated Circuits Conference, pp. 63-66.
Nishio, Ogiye and Kadone, "Applications of Hi--BiCMOS Technology", Hitachi Review, vol. 35 (1986), No. 5, pp. 225-230.
"How Motorola Moved BiMOS up to VLSI Levels", Electronics, Jul. 10, 1986, 67-70.
Lin and Spehn, "Fast, Low--Power Logic Array Unites CMOS and Bipolar", Electronic Design, Apr. 16, 1987.
Abramowitz, Kinzer and Tam, "Power--Cell Library Brings High Voltage to Semicustom ICs", Electronic Design, Jun. 11, 1987, pp. 93-100.
"Tl's BiCMOS Bus Interface ICs Slash Standby Current", Electronic Products, Jun. 15, 1987, pp. 17 and 19.
Cohen, "NEC's BiCMOS Arrays Shatter Record", Electronics, Aug. 6, 1987, pp. 82-83.
Bertelson David R.
Callan Edward W.
Miller Stanley D.
Silicon Connections Corporation
LandOfFree
TTL-level-output interface circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with TTL-level-output interface circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and TTL-level-output interface circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-778645