Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1987-08-27
1989-02-21
Hudspeth, David
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307303, 307362, 307451, H03K 19094
Patent
active
048068012
ABSTRACT:
A TTL to CMOS static input buffer, and method for making same, having a first transistor (32) of a first conductivity type, having a control terminal responsive to a TTL input signal, a first output terminal coupled to a first voltage supply (Vdd) and a second output terminal; a second transistor (31) of a second conductivity type, having a predetermined threshold voltage, a predetermined width-to-length ratio, a control terminal responsive to the TTL input signal, a first output terminal coupled to an output node and a second output terminal coupled to a second voltage supply; a third transistor (33) of the second conductivity type, having a predetermined threshold voltage, a predetermined width-to-length ratio, a control terminal coupled to an intermediate voltage source, a first output terminal coupled to the second terminal of the first transistor and a second output terminal coupled to the output node; and a CMOS inverter (35) having a predetermined threshold voltage Vb; wherein the static input buffer has a predetermined threshold voltage established by the threshold voltage of the CMOS inverter and the ratio of the width-to-length ratio of the third transistor to the width-to-length ratio of the second transistor, when the buffer is enabled by the voltage of the intermediate voltage source being substantially that of the first voltage supply.
REFERENCES:
patent: 4032795 (1977-06-01), Hale
patent: 4258272 (1981-03-01), Huang
patent: 4568844 (1986-02-01), O'Connor
patent: 4593212 (1986-06-01), Svager
patent: 4626704 (1986-12-01), Takata et al.
patent: 4626712 (1986-12-01), Ozawa
patent: 4717847 (1988-01-01), Nolan
patent: 4736123 (1988-04-01), Miyazawa et al.
patent: 4740713 (1988-04-01), Sakurai et al.
Harroun, "Alterable Level Converting Circuit", IBM T.D.B., vol. 22, No. 8B, Jan. 1980, pp. 3638-3640.
"CVS Load Circuit", IBM T.D.B., vol. 28, No. 6, Nov. 1985, pp. 2576-2577.
Argade Pramod V.
Gupta Arupratan
American Telephone and Telegraph Company AT&T Bell Laboratories
Hudspeth David
McLellan Scott W.
LandOfFree
TTL compatible CMOS input buffer having a predetermined threshol does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with TTL compatible CMOS input buffer having a predetermined threshol, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and TTL compatible CMOS input buffer having a predetermined threshol will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1524398